Changeset 519 for GPL/branches/uniaud32-2.1.x/alsa-kernel/pci/intel8x0.c
- Timestamp:
- Jul 20, 2010, 5:52:49 PM (15 years ago)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
GPL/branches/uniaud32-2.1.x/alsa-kernel/pci/intel8x0.c
r499 r519 2407 2407 iputdword(chip, ICHREG(GLOB_STA), cnt & status); 2408 2408 2409 #ifdef CONFIG_SND_AC97_POWER_SAVE 2409 2410 if (snd_intel8x0_ich_chip_can_cold_reset(chip)) 2410 2411 err = snd_intel8x0_ich_chip_cold_reset(chip); 2411 2412 else 2413 #endif 2412 2414 err = snd_intel8x0_ich_chip_reset(chip); 2413 2415 if (err < 0) … … 2796 2798 t *= 1000000; 2797 2799 t += (stop_time.tv_nsec - start_time.tv_nsec) / 1000; 2798 printk(KERN_INFO "%s: measured %lu usecs (%lu samples)\n", __func__, t, pos);2800 dprintf(("%s: measured %lu usecs (%lu samples)\n", __func__, t, pos)); 2799 2801 if (t == 0) { 2800 2802 snd_printk(KERN_ERR "intel8x0: ?? calculation error..\n"); … … 2817 2819 chip->ac97_bus->clock = (chip->ac97_bus->clock * 48000) / pos; 2818 2820 __end: 2819 printk(KERN_INFO "intel8x0: clocking to %d\n", chip->ac97_bus->clock);2821 dprintf(("intel8x0: clocking to %d\n", chip->ac97_bus->clock)); 2820 2822 snd_ac97_update_power(chip->ac97[0], AC97_PCM_FRONT_DAC_RATE, 0); 2821 2823 }
Note:
See TracChangeset
for help on using the changeset viewer.