Article

Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture

Authors:

Elana Granston,

Eric Stotzer,

Joe ZbiciakAuthors Info & Claims

LCTES '01: Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems

Pages 138 - 144

https://doi.org/10.1145/384197.384216

Published: 01 August 2001 Publication History

Get Access

Abstract

The TMS320C6000 architecture is a leading family of Digital Signal Processors (DSPs). To achieve peak performance, this VLIW architecture relies heavily on software pipelining. Traditionally, software pipelining has been restricted to regular (FOR) loops. More recently, software pipelining has been extended to irregular (WHILE) loops, but only on architectures that provide special-purpose hardware such as rotating (predicate and general-purpose) register files, specific instructions for filling/draining software pipelined loops, and possibly hardware support for speculative code motion. In contrast, the TMS320C6000 family has a limited, static register file and no specialized hardware beyond the ability to predicate instructions using a few static registers. In this paper, we describe our experience extending a production compiler for the TMS320C6000 family to software pipeline irregular loops. We discuss our technique for preprocessing irregular loops so that they can be handled by the existing software pipeliner. Our approach is much simpler than previous approaches and works very well in the presence of the DSP applications and the target architecture which characterize our environment. With this optimization, we achieve impressive speedups on several key DSP and non-DSP algorithms.

References

[1]

Chang, P. P., Warter, N., Mahlke, S. A., Chen, W. Y., and Hwu, W. W., "Three Architectural Models for Compilercontrolled Speculative Execution," IEEE Transactions on Computers, Vol. 44, No. 4, pp. 481-494, 1995.

Digital Library

Google Scholar

[2]

Lam, Monica, "Software Pipelining: An effective Scheduling Technique for VLIW Machines," Proceedings of the SIGPLAN '88 Conference on Programming Language Design and Implementation, pp. 318-328, 1988.

Digital Library

Google Scholar

[3]

Lavery, Daniel M., and Hwu, Wen-Mei, "Modulo Scheduling of Loops in Control-Intensive Non-Numeric Programs." Proceedings of the 29 th Annual International Conference on Microarchitecture (Micro'29), pp. 126-137, 1996.

Digital Library

Google Scholar

[4]

Mahlke, S. A., et al., "Sentinel Scheduling for VLIW and Superscalar Processors," Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V), pp. 238-247, 1992.

Digital Library

Google Scholar

[5]

Rau, B. R. and Glaeser, C. D., "Some Scheduling Techniques and An Easily Schedulable Horizontal Architecture for High Performance Scientific Computing," Proceedings of the 14 th Annual Workshop on Microprogramming, pp.183-198, 1981.

Digital Library

Google Scholar

[6]

Rau, B. Ramakrishna, Schlansker, Michael S., and Tirumalai, P. P., "Code Generation Schema for Modulo Scheduled Loops," Proceedings of the 25 th Annual International Symposium on Microarchitecture, pp.158- 169, 1992.

Digital Library

Google Scholar

[7]

Stotzer, Eric and Ernst Leiss, "Modulo Scheduling for the TMS320C6x VLIW DSP Architecture," ACM SIGPLAN 199 Workshop on Languages, Compilers and Tools for Embedded Systems (LCTES'99), pp.28-34, 1999.

Digital Library

Google Scholar

[8]

Texas Instruments, Inc., TMS320C6000 CPU and Instruction Set Reference Guide, (literature number SPRU189), 2000.

Google Scholar

[9]

Texas Instruments, Inc., TMS320C6000 Optimizing Compiler User's Guide, (literature number SPRU187), 2000.

Google Scholar

[10]

Texas Instruments, Inc., TMS320C6000 Programmer's Guide, (literature number SPRU198), 2000.

Google Scholar

[11]

Tirumalai, P., Lee, M. and Schlansker, M., "Parallelization of Loops with Exits on Pipelined Architectures," Supercomputing '90, pp.200-212, IEEE, 1990.

Digital Library

Google Scholar

Cited By

View all

Zhuge QXue CQiu MHu JSha E(2008)Timing optimization via nest-loop pipelining considering code sizeMicroprocessors & Microsystems10.1016/j.micpro.2008.02.00232:7(351-363)Online publication date: 1-Oct-2008
https://dl.acm.org/doi/10.1016/j.micpro.2008.02.002
Hatanaka ABagherzadeh N(2007)A Modulo Scheduling Algorithm for a Coarse-Grain Reconfigurable Array Template2007 IEEE International Parallel and Distributed Processing Symposium10.1109/IPDPS.2007.370371(1-8)Online publication date: Mar-2007
https://doi.org/10.1109/IPDPS.2007.370371
Chabini NWolf W(2007)Reducing the Code Size of Retimed Software Loops under Timing and Resource ConstraintsEmbedded System Design: Topics, Techniques and Trends10.1007/978-0-387-72258-0_22(255-268)Online publication date: 2007
https://doi.org/10.1007/978-0-387-72258-0_22
Show More Cited By

Index Terms

Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture
1. Software and its engineering
  1. Software notations and tools
    1. Compilers
      1. Source code generation

Recommendations

Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture
OM '01: Proceedings of the 2001 ACM SIGPLAN workshop on Optimization of middleware and distributed systems

The TMS320C6000 architecture is a leading family of Digital Signal Processors (DSPs). To achieve peak performance, this VLIW architecture relies heavily on software pipelining. Traditionally, software pipelining has been restricted to regular (FOR) ...
Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture

The TMS320C6000 architecture is a leading family of Digital Signal Processors (DSPs). To achieve peak performance, this VLIW architecture relies heavily on software pipelining. Traditionally, software pipelining has been restricted to regular (FOR) ...
Single-dimension software pipelining for multidimensional loops

Traditionally, software pipelining is applied either to the innermost loop of a given loop nest or from the innermost loop to outer loops. This paper proposes a three-step approach, called single-dimension software pipelining (SSP), to software pipeline ...

Comments

Information & Contributors

Information

Published In

LCTES '01: Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems

August 2001

250 pages

ISBN:1581134258

DOI:10.1145/384197

Chairmen:
Seongsoo Hong
Snow Bird, UT
,
Santosh Pande
Snow Bird, UT

ACM SIGPLAN Notices Volume 36, Issue 8
Aug. 2001
245 pages
ISSN:0362-1340
EISSN:1558-1160
DOI:10.1145/384196
Chairman:
Ron K. Cytron
Washington Univ., St. Louis, MO
,
Editor:
Cindy Norris
Appalachian State Univ., Boone, NC
Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 August 2001

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

LCTES01

Sponsor:

SIGPLAN

LCTES01: Workshop on Languages, Compilers and Tools for Embedded Systems 2001 ( co-located with PLDI 2001 )

Utah, Snow Bird, USA

Acceptance Rates

Overall Acceptance Rate 116 of 438 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
717
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 15 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Zhuge QXue CQiu MHu JSha E(2008)Timing optimization via nest-loop pipelining considering code sizeMicroprocessors & Microsystems10.1016/j.micpro.2008.02.00232:7(351-363)Online publication date: 1-Oct-2008
https://dl.acm.org/doi/10.1016/j.micpro.2008.02.002
Hatanaka ABagherzadeh N(2007)A Modulo Scheduling Algorithm for a Coarse-Grain Reconfigurable Array Template2007 IEEE International Parallel and Distributed Processing Symposium10.1109/IPDPS.2007.370371(1-8)Online publication date: Mar-2007
https://doi.org/10.1109/IPDPS.2007.370371
Chabini NWolf W(2007)Reducing the Code Size of Retimed Software Loops under Timing and Resource ConstraintsEmbedded System Design: Topics, Techniques and Trends10.1007/978-0-387-72258-0_22(255-268)Online publication date: 2007
https://doi.org/10.1007/978-0-387-72258-0_22
Zhuge QXue CShao ZLiu MQiu MSha E(2006)Design optimization and space minimization considering timing and code size via retiming and unfoldingMicroprocessors and Microsystems10.1016/j.micpro.2005.11.00230:4(173-183)Online publication date: Jun-2006
https://doi.org/10.1016/j.micpro.2005.11.002

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture

Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture

Single-dimension software pipelining for multidimensional loops