skip to main content
10.5555/779343.779357guidebooksArticle/Chapter ViewAbstractPublication PagesBookacm-pubtype
chapter

Data mining for manufacturing control: an application in optimizing IC tests

Published: 01 January 2003 Publication History

Abstract

We describe an application of machine learning and decision analysis to the problem of die-level functional tests in integrated circuit manufacturing. Integrated circuits (ICs) are fabricated on large wafers that can hold hundreds of individual chips (die). In current practice, large and expensive machines test each of these die to check that they are functioning properly (die-level functional test or DLFT), and then the wafers are cut up, and the good die are assembled into packages and connected to the package pins. Finally, the resulting packages are tested to ensure that the final product is functioning correctly. The purpose of the die-level functional test is to avoid the expense of packaging bad die and to provide rapid feedback to the fabrication process by detecting die failures. The challenge for a decision-theoretic approach is to reduce the amount of DLFT (and the associated costs) while still providing process feedback. We describe a decision-theoretic approach to DLFT in which historical test data is mined to create a probabilistic model of patterns of die failure. This model is combined with greedy value-of-information computations to decide in real time which die to test next and when to stop testing. We report the results of several experiments that demonstrate the ability of this procedure to make good testing decisions, to make good stopping decisions, and to detect anomalous die. Based on experiments with historical test data from Hewlett-Packard, the resulting system has the potential to improve profits on mature IC products.

References

[1]
Charniak, E. (1991). Bayesian networks without tears. AI Magazine 12(4), 50-63.
[2]
Cheeseman, P., M. Self. J. Kelly, W. Taylor, D. Freeman, and J. Stutz (1988). Bayesian classification. In Proceedings of the Seventh National Conference on Artificial Intelligence, 607-611. Cambridge, MA: AAAI Press/MIT Press.
[3]
Dempster, A. P., N. M. Laird, and D. B. Rubin (1977). Maximum-likelihood from incomplete data via the EM algorithm. Journal of the Royal Statistical Society B39, 1-38.
[4]
Dietterich, T. G. (1997). Machine learning research: Four current directions. AI Magazine 18(4), 97-136.
[5]
Horvitz, E., J. Breese, and M. Henrion (1991). Decision analysis and expert systems. AI Magazine 12(4), 64-91.
[6]
Jordan, M. L. (1999). Learning in Graphical Models. Cambridge, MA: MIT Press.
[7]
McLachlan, G., and T. Krishnan (1997). The EM Algorithm and Extensions. New York: John Wiley & Sons.
[8]
Pearl, J, (1988). Probabilistic Reasoning in Intelligent Systems. San Francisco: Morgan Kaufmann Publishers.
[9]
Van Zant, P. (1997). Microchip Fabrication: A Practical Guide to Semiconductor Processing, 3rd ed. New York: McGraw-Hill.
[10]
Zorich, R. (1991). Handbook of Quality Integrated Circuit Manufacturing. San Diego: Academic Press.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Guide books
Exploring artificial intelligence in the new millennium
January 2003
414 pages
ISBN:1558608117

Publisher

Morgan Kaufmann Publishers Inc.

San Francisco, CA, United States

Publication History

Published: 01 January 2003

Author Tags

  1. EM algorithm
  2. IC test
  3. LSI
  4. belief network
  5. decision analysis
  6. integrated circuit
  7. machine learning
  8. manufacturing

Qualifiers

  • Chapter

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 0
    Total Downloads
  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 14 Sep 2024

Other Metrics

Citations

View Options

View options

Get Access

Login options

Full Access

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media