Functional-Level Hardware Simulation with Pull-Model Data Flow
Abstract
References
Recommendations
Digital logic simulation at the gate and functional level
DAC '79: Proceedings of the 16th Design Automation ConferenceSimulation, in several forms, is used extensively in present day circuit design. The various forms of simulation can be categorized in terms of level of detail offered, ranging from circuit level (transistors, capacitors, etc.) to timing level (e.g., ...
Timing Accurate Functional-Level Hardware Simulation with Pull Model Data Flow
MASCOTS '10: Proceedings of the 2010 IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication SystemsFunctional–level hardware simulation is a commonly used approach to validate various digital logic designs prior to fabrication. Discrete event simulation is particularly well suited for such modeling efforts, and is in widespread use throughout the ...
Comments
Information & Contributors
Information
Published In
Sponsors
Publisher
IEEE Computer Society
United States
Publication History
Check for updates
Author Tags
Qualifiers
- Article
Acceptance Rates
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 37Total Downloads
- Downloads (Last 12 months)4
- Downloads (Last 6 weeks)1
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in