SPEC Seal of Reviewal OMPM2001 Result
Copyright © 1999-2007 Standard Performance Evaluation Corporation
IBM Corporation
IBM System p5 520 (1900 MHz, 2 CPU)
SPECompMpeak2001 = 8174     
SPECompMbase2001 = 8141     
SPEC license # HPG0005 Tested by: IBM Test site: Austin, TX Test date: Sep-2005 Hardware Avail: Oct-2005 Software Avail: Oct-2005
Benchmark Reference
Time
Base
Runtime
Base
Ratio
Peak
Runtime
Peak
Ratio
Graph Scale
310.wupwise_m 6000 665    9022      665    9022      310.wupwise_m base result bar (9022)
310.wupwise_m peak result bar (9022)
312.swim_m 6000 779    7705      774    7752      312.swim_m base result bar (7705)
312.swim_m peak result bar (7752)
314.mgrid_m 7300 1784     4091      1784     4091      314.mgrid_m base result bar (4091)
314.mgrid_m peak result bar (4091)
316.applu_m 4000 467    8563      416    9604      316.applu_m base result bar (8563)
316.applu_m peak result bar (9604)
318.galgel_m 5100 321    15869       326    15658       318.galgel_m base result bar (15869)
318.galgel_m peak result bar (15658)
320.equake_m 2600 225    11559       244    10634       320.equake_m base result bar (11559)
320.equake_m peak result bar (10634)
324.apsi_m 3400 480    7081      480    7081      324.apsi_m base result bar (7081)
324.apsi_m peak result bar (7081)
326.gafort_m 8700 1065     8167      1065     8167      326.gafort_m base result bar (8167)
326.gafort_m peak result bar (8167)
328.fma3d_m 4600 1118     4113      1118     4113      328.fma3d_m base result bar (4113)
328.fma3d_m peak result bar (4113)
330.art_m 6400 324    19758       324    19758       330.art_m base result bar (19758)
330.art_m peak result bar (19758)
332.ammp_m 7000 1411     4960      1384     5059      332.ammp_m base result bar (4960)
332.ammp_m peak result bar (5059)
SPECompMbase2001 8141       
  SPECompMpeak2001 8174       

Hardware
Hardware Vendor: IBM Corporation
Model Name: IBM System p5 520 (1900 MHz, 2 CPU)
CPU: POWER5+
CPU MHz: 1900
FPU: Integrated
CPU(s) enabled: 2 cores, 1 chip, 2 cores/chip (SMT on)
CPU(s) orderable: 2
Primary Cache: 64KBI+32KBD (on chip)
Secondary Cache: 1920KB unified (on chip)
L3 Cache: 36MB unified (off-chip)/DCM, 1 DCM/SUT
Other Cache: None
Memory: 8x2GB
Disk Subsystem: 1x73GB SCSI, 15K RPM
Other Hardware: None
Software
OpenMP Threads: 4
Parallel: OpenMP
Operating System: AIX 5L V5.3
Compiler: XL C/C++ Enterprise Edition Version 8.0 for AIX
XL Fortran Enterprise Edition Version 10.1 for AIX
Other Software: ESSL 4.2.0.2
File System: AIX/JFS2
System State: Multi-user
Notes / Tuning Information
Tested by IBM
 
 Portability Flags & Environment Variables
   -qfixed used in: 310.wupwise_m, 312.swim_m, 314.mgrid_m, 316.applu_m, 324.apsi_m
   -qfixed=80 used in: 318.galgel_m
   -qsuffix=f=f90 used in: 318.galgel_m, 326.gafort_m, 328.fma3d_m
 
 Base Flags
   C:       -qpdf1/pdf2
            -q64 -O5 -blpdata -qalign=natural -qhot=arraypad -Q -qsmp=omp
            EXTRA_LDFLAGS=-q64
   FORTRAN: -O5 -qipa=noobject -qmaxmem=-1 -qsmp=omp
            EXTRA_LDFLAGS=-bmaxdata:0x80000000
 
 Base & Peak User Environment:
   OMP_NUM_THREADS=4
   OMP_DYNAMIC=FALSE
   XLSMPOPTS=SPINS=0:YIELDS=0:STACK=8000000:SCHEDULE=STATIC:STARTPROC=0:STRIDE=1
   MALLOCMULTIHEAP=1
 
 Peak Flags:
   -qsmp=omp used in all cases
   310.wupwise_m:    basepeak=1
   312.swim_m:       -O5 -blpdata -lmass
                     EXTRA_LDFLAGS=-bmaxdata:0x80000000
   314.mgrid_m:      basepeak=1
   316.applu_m:      -O5 -blpdata -lmass
                     EXTRA_LDFLAGS=-bmaxdata:0x80000000
   318.galgel_m:     -O3 -qhot -qarch=pwr4 -qtune=pwr4 -blpdata
                     EXTRA_LDFLAGS=-bmaxdata:0x80000000     
   320.equake_m:     -O5 -lesslsmp
                     EXTRA_LDFLAGS=-bmaxdata:0x80000000
   325.apsi_m:       basepeak=1
   326.gafort_m:     basepeak=1
   328.fma3d_m:      basepeak=1
   330.art_m:        basepeak=1
   332.ammp_m:       -qpdf1/pdf2
                     -O5 -blpdata -qfdpr -qalign=natural
                     fdpr -q -O3


  Alternate sources:
     Add critical region around update of linked list in parallel loop.
     Approved src.alt available as ompm-purdue1-20040324.tar.gz
     Used for 330.art_m, base and peak.

  Peak sources:
     SPEC OMPL2001 source for 32bit systems modified for SPEC OMPM2001 used
     with 312.swim_m, 316.applu_m, 320.equake_m.


  SMT:  Acronym for "Simultaneous Multi-Threading". A processor technology that allows
        the simultaneous execution of multiple thread contexts within a single processor
        core. (Enabled by default)
  DCM:  Acronym for Acronym for "Dual-Chip Module" (one dual-core processor chip + one L3-cache chip)
  ESSL: Engineering and Scientific Subroutine Library
  SUT:  Acronym for "System Under Test"

  C:          IBM XL C for AIX invoked as xlc_r
  Fortran 90: IBM XL Fortran for AIX invoked as xlf90_r

  ulimits set to unlimited.
  Large page mode and memory affinity were set as follows:
     vmo -r -o lgpg_regions=400 -o lgpg_size=16777216
     chuser capabilities=CAP_BYPASS_RAC_VMM,CAP_PROPAGATE $USER
     shutdown -r
     export MEMORY_AFFINITY=MCM
  The default number of executing threads is set as follows:
     export OMP_NUM_THREADS=4

  Use flags-description file IBM-20051013-AIX.txt.




For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org
Copyright © 1999-2007 Standard Performance Evaluation Corporation

First published at SPEC.org on 27-Oct-2005

Generated on Thu Jun 28 18:01:15 2007 by SPEC OMP2001 HTML formatter v1.01