



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M7 (Intel Xeon Silver 4510, 2.40GHz)

SPECrate®2017_int_base = 204

SPECrate®2017_int_peak = 211

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jul-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023



Hardware

CPU Name: Intel Xeon Silver 4510
 Max MHz: 4100
 Nominal: 2400
 Enabled: 24 cores, 2 chips, 2 threads/core
 Orderable: 1,2 Chips
 Cache L1: 32 KB I + 48 KB D on chip per core
 L2: 2 MB I+D on chip per core
 L3: 30 MB I+D on chip per chip
 Other: None
 Memory: 1 TB (16 x 64 GB 2Rx4 PC5-5600B-R, running at 4400)
 Storage: 1 x 960 GB M.2 SSD SATA
 Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP4
 5.14.21-150400.22-default
 Compiler: C/C++: Version 2024.1 of Intel oneAPI DPC++/C++ Compiler for Linux;
 Fortran: Version 2024.1 of Intel Fortran Compiler for Linux;
 Parallel: No
 Firmware: Version 4.3.3a released Jan-2024
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS set to prefer performance at the cost of additional power usage



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M7 (Intel Xeon Silver 4510, 2.40GHz)

SPECrate®2017_int_base = 204

SPECrate®2017_int_peak = 211

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jul-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	48	515	148	515	148	517	148	48	471	162	470	162	472	162
502.gcc_r	48	375	181	382	178	381	178	48	323	210	323	210	324	210
505.mcf_r	48	229	338	229	338	229	339	48	229	338	229	338	229	339
520.omnetpp_r	48	404	156	404	156	404	156	48	404	156	404	156	404	156
523.xalancbmk_r	48	181	281	180	281	181	280	48	181	281	180	281	181	280
525.x264_r	48	220	381	220	383	221	381	48	206	407	207	406	206	408
531.deepsjeng_r	48	390	141	392	140	392	140	48	390	141	392	140	392	140
541.leela_r	48	578	137	578	137	578	137	48	578	137	578	137	578	137
548.exchange2_r	48	290	433	290	434	293	429	48	290	433	290	434	293	429
557.xz_r	48	511	101	511	102	513	101	48	511	101	511	102	513	101

SPECrate®2017_int_base = **204**

SPECrate®2017_int_peak = **211**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"
MALLOC_CONF = "retain:true"

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM memory using Red Hat Enterprise Linux 8.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M7 (Intel Xeon Silver 4510, 2.40GHz)

SPECrate®2017_int_base = 204

SPECrate®2017_int_peak = 211

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jul-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

General Notes (Continued)

jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS Settings:

Sub NUMA Clustering set to Enable SNC2(2-clusters)
ADDDC Sparing set to Disabled
DCU Streamer Prefetch set to Disabled
Enhanced CPU performance set to Auto
LLC Dead Line set to Disabled
Processor C6 Report set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on localhost Thu Jul 25 01:40:03 2024

SUT (System Under Test) info as seen by some common utilities.

Table of contents

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 249 (249.11+suse.124.g2bc0b2c447)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. sysctl
16. /sys/kernel/mm/transparent_hugepage
17. /sys/kernel/mm/transparent_hugepage/khugepaged
18. OS release
19. Disk information
20. /sys/devices/virtual/dmi/id
21. dmidecode
22. BIOS

```

1. uname -a
Linux localhost 5.14.21-150400.22-default #1 SMP PREEMPT_DYNAMIC Wed May 11 06:57:18 UTC 2022 (49db222)
x86_64 x86_64 x86_64 GNU/Linux

```

```

2. w
01:40:03 up 1 min,  1 user,  load average: 0.16, 0.05, 0.02
USER  TTY      FROM          LOGIN@      IDLE   JCPU   PCPU   WHAT
root  tty1    -             01:39      7.00s  1.16s  0.15s  -bash

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M7 (Intel Xeon Silver 4510, 2.40GHz)

SPECrate®2017_int_base = 204

SPECrate®2017_int_peak = 211

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jul-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes (Continued)

3. Username

From environment variable \$USER: root

4. ulimit -a

```

core file size          (blocks, -c) unlimited
data seg size          (kbytes, -d) unlimited
scheduling priority    (-e) 0
file size              (blocks, -f) unlimited
pending signals        (-i) 4126975
max locked memory      (kbytes, -l) 64
max memory size        (kbytes, -m) unlimited
open files             (-n) 1024
pipe size              (512 bytes, -p) 8
POSIX message queues   (bytes, -q) 819200
real-time priority     (-r) 0
stack size             (kbytes, -s) unlimited
cpu time               (seconds, -t) unlimited
max user processes     (-u) 4126975
virtual memory         (kbytes, -v) unlimited
file locks             (-x) unlimited

```

5. sysinfo process ancestry

```

/usr/lib/systemd/systemd --switched-root --system --deserialize 30
login -- root
-bash
-bash
runcpu --action=build --action validate --define default-platform-flags --define numcopies=48 -c
ic2024.1-lin-sapphirerapids-rate-20240308.cfg --reportable --iterations 3 --define smt-on --define
cores=24 --define physicalfirst --define invoke_with_interleave --define drop_caches --tune all -o all
intrate
runcpu --action build --action validate --define default-platform-flags --define numcopies=48 --configfile
ic2024.1-lin-sapphirerapids-rate-20240308.cfg --reportable --iterations 3 --define smt-on --define
cores=24 --define physicalfirst --define invoke_with_interleave --define drop_caches --tune all
--output_format all --nopower --runmode rate --tune base:peak --size refrate intrate --nopreenv
--note-preenv --logfile $SPEC/tmp/CPU2017.175/templogs/preenv.intrate.175.0.log --lognum 175.0
--from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017

```

6. /proc/cpuinfo

```

model name      : INTEL(R) XEON(R) SILVER 4510T
vendor_id      : GenuineIntel
cpu family      : 6
model           : 143
stepping        : 8
microcode       : 0x2b000571
bugs            : spectre_v1 spectre_v2 spec_store_bypass swapgs
cpu cores       : 12
siblings        : 24
2 physical ids (chips)
48 processors (hardware threads)
physical id 0: core ids 0-11
physical id 1: core ids 0-11
physical id 0: apicids 0-23
physical id 1: apicids 64-87

```

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M7 (Intel Xeon Silver 4510, 2.40GHz)

SPECrate®2017_int_base = 204

SPECrate®2017_int_peak = 211

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jul-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Platform Notes (Continued)

virtualized systems. Use the above data carefully.

7. lscpu

From lscpu from util-linux 2.37.2:

```

Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Address sizes:          46 bits physical, 57 bits virtual
Byte Order:             Little Endian
CPU(s):                 48
On-line CPU(s) list:   0-47
Vendor ID:              GenuineIntel
Model name:             INTEL(R) XEON(R) SILVER 4510T
CPU family:             6
Model:                  143
Thread(s) per core:    2
Core(s) per socket:    12
Socket(s):              2
Stepping:               8
CPU max MHz:           3700.0000
CPU min MHz:           800.0000
BogoMIPS:              4000.00
Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36
                        clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
                        lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology
                        nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor
                        ds_cpl smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2
                        x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm
                        abm 3dnowprefetch cpuid_fault epb cat_l3 cat_l2 cdp_l3 invpcid_single
                        intel_ppin cdp_l2 ssbd mba ibrs ibpb stibp ibrs_enhanced fsgsbase
                        tsc_adjust bmil hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f
                        avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd
                        sha_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc
                        cqm_occup_llc cqm_mbm_total cqm_mbm_local split_lock_detect avx_vnni
                        avx512_bf16 wbnoinvd dtherm ida arat pln pts hwp hwp_act_window hwp_epp
                        hwp_pkg_req avx512vbmi umip pku ospke waitpkg avx512_vbmi2 gfni vaes
                        vpclmulqdq avx512_vnni avx512_bitalg tme avx512_vpopcntdq la57 rdpid
                        bus_lock_detect cldemote movdiri movdir64b enqcmd fsrm md_clear serialize
                        tsxldtrk pconfig arch_lbr avx512_fp16 amx_tile flush_lld arch_capabilities

L1d cache:             1.1 MiB (24 instances)
L1i cache:             768 KiB (24 instances)
L2 cache:              48 MiB (24 instances)
L3 cache:              60 MiB (2 instances)
NUMA node(s):         4
NUMA node0 CPU(s):    0-5,24-29
NUMA node1 CPU(s):    6-11,30-35
NUMA node2 CPU(s):    12-17,36-41
NUMA node3 CPU(s):    18-23,42-47
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf:    Not affected
Vulnerability Mds:     Not affected
Vulnerability Meltdown: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1: Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Enhanced IBRS, IBPB conditional, RSB filling
Vulnerability Srbds:   Not affected
Vulnerability Tsx async abort: Not affected

```

From lscpu --cache:

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M7 (Intel Xeon Silver 4510, 2.40GHz)

SPECrate®2017_int_base = 204

SPECrate®2017_int_peak = 211

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jul-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes (Continued)

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	1.1M	12	Data	1	64	1	64
L1i	32K	768K	8	Instruction	1	64	1	64
L2	2M	48M	16	Unified	2	2048	1	64
L3	30M	60M	15	Unified	3	32768	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

```

available: 4 nodes (0-3)
node 0 cpus: 0-5,24-29
node 0 size: 257653 MB
node 0 free: 255991 MB
node 1 cpus: 6-11,30-35
node 1 size: 258044 MB
node 1 free: 257796 MB
node 2 cpus: 12-17,36-41
node 2 size: 258044 MB
node 2 free: 257662 MB
node 3 cpus: 18-23,42-47
node 3 size: 258024 MB
node 3 free: 257729 MB
node distances:
node 0 1 2 3
0: 10 12 21 21
1: 12 10 21 21
2: 21 21 10 12
3: 21 21 12 10

```

9. /proc/meminfo

MemTotal: 1056530284 kB

10. who -r

run-level 3 Jul 25 01:39

11. Systemd service manager version: systemd 249 (249.11+suse.124.g2bc0b2c447)

```

Default Target Status
multi-user      running

```

12. Services, from systemctl list-unit-files

```

STATE UNIT FILES
enabled YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron getty@ haveged irqbalance iscsi
issue-generator kbdsettings klog libvirtd lvm2-monitor nscd nvme-fc-boot-connections
postfix purge-kernels rollback rsyslog smartd sshd wickd wickd-auto4 wickd-dhcp4
wickd-dhcp6 wickd-nanny
enabled-runtime systemd-remount-fs
disabled autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
chronyd console-getty cups cups-browsed debug-shell dnsmasq ebttables exchange-bmc-os-info
firewalld gpm grub2-once haveged-switch-root ipmi ipmievd iscsi-init iscsid
issue-add-ssh-keys kdump kdump-early kexec-load ksm kvm_stat libvirt-guests lunmask
man-db-create multipathd nfs nfs-blkmap nfs-server nfs-server nvmmf-autoconnect rdisc
rpcbind rpmconfigcheck rsyncd serial-getty@ smartd_generate_opts snmpd snmptrapd
strongswan strongswan-starter svnserv systemd-boot-check-no-failures
systemd-network-generator systemd-nspawn@ systemd-sysext systemd-time-wait-sync
systemd-timesyncd tcsd udisks2 virtinterfaced virtnetworkd virtnodevdev virtnwfilterd
virtproxyd virtqemud virtsecret virtstorage

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M7 (Intel Xeon Silver 4510, 2.40GHz)

SPECrate®2017_int_base = 204

SPECrate®2017_int_peak = 211

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jul-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes (Continued)

indirect pcsd virtlockd virtlogd wickedd

13. Linux kernel boot-time arguments, from /proc/cmdline

```
BOOT_IMAGE=/boot/vmlinuz-5.14.21-150400.22-default
root=UUID=2b0c4aea-8b1a-49f8-af79-68404a8ed1d3
splash=silent
resume=/dev/disk/by-uuid/acc9eb67-bac8-42f3-9795-20ae507d267e
mitigations=auto
quiet
security=apparmor
```

14. cpupower frequency-info

```
analyzing CPU 0:
  current policy: frequency should be within 800 MHz and 3.70 GHz.
                  The governor "performance" may decide which speed to use
                  within this range.

boost state support:
  Supported: yes
  Active: yes
```

15. sysctl

```
kernel.numa_balancing          1
kernel.randomize_va_space      2
vm.compaction_proactiveness    20
vm.dirty_background_bytes      0
vm.dirty_background_ratio      10
vm.dirty_bytes                 0
vm.dirty_expire_centisecs     3000
vm.dirty_ratio                 20
vm.dirty_writeback_centisecs   500
vm.dirtytime_expire_seconds   43200
vm.extfrag_threshold           500
vm.min_unmapped_ratio         1
vm.nr_hugepages                0
vm.nr_hugepages_mempolicy     0
vm.nr_overcommit_hugepages    0
vm.swappiness                  1
vm.watermark_boost_factor     15000
vm.watermark_scale_factor      10
vm.zone_reclaim_mode          0
```

16. /sys/kernel/mm/transparent_hugepage

```
defrag          [always] defer defer+madvise madvise never
enabled         [always] madvise never
hpage_pmd_size 2097152
shmem_enabled  always within_size advise [never] deny force
```

17. /sys/kernel/mm/transparent_hugepage/khugepaged

```
alloc_sleep_millisecs  60000
defrag                 1
max_ptes_none          511
max_ptes_shared        256
max_ptes_swap          64
pages_to_scan          4096
scan_sleep_millisecs  10000
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M7 (Intel Xeon Silver 4510, 2.40GHz)

SPECrate®2017_int_base = 204

SPECrate®2017_int_peak = 211

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jul-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes (Continued)

```
-----
18. OS release
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP4
-----
```

```
-----
19. Disk information
SPEC is set to: /home/cpu2017
Filesystem      Type      Size      Used Avail Use% Mounted on
/dev/nvme0n1p3  xfs       741G      15G  726G    2% /home
-----
```

```
-----
20. /sys/devices/virtual/dmi/id
Vendor:          Cisco Systems Inc
Product:         UCSC-C220-M7N
Serial:          WZP27010H2C
-----
```

```
-----
21. dmidecode
Additional information from dmidecode 3.2 follows.  WARNING: Use caution when you interpret this section.
The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the
"DMTF SMBIOS" standard.
Memory:
 4x 0xCE00 M321R8GA0PB0-CWMCH 64 GB 2 rank 5600, configured at 4400
 7x 0xCE00 M321R8GA0PB0-CWMJH 64 GB 2 rank 5600, configured at 4400
 5x 0xCE00 M321R8GA0PB0-CWMKJ 64 GB 2 rank 5600, configured at 4400
-----
```

```
-----
22. BIOS
(This section combines info from /sys/devices and dmidecode.)
BIOS Vendor:      Cisco Systems, Inc.
BIOS Version:     C220M7.4.3.3a.0.0118241337
BIOS Date:        01/18/2024
BIOS Revision:    5.32
-----
```

Compiler Version Notes

```
=====
C | 502.gcc_r(peak)
-----
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.
-----
```

```
=====
C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
  | 557.xz_r(base, peak)
-----
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.
-----
```

```
=====
C | 502.gcc_r(peak)
-----
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.1.0 Build 20240308
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M7 (Intel Xeon Silver 4510, 2.40GHz)

SPECrate®2017_int_base = 204

SPECrate®2017_int_peak = 211

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jul-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Compiler Version Notes (Continued)

Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
| 557.xz_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak) 531.deepsjeng_r(base, peak)
| 541.leela_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

Fortran | 548.exchange2_r(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64

502.gcc_r: -DSPEC_LP64

505.mcf_r: -DSPEC_LP64

520.omnetpp_r: -DSPEC_LP64

523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX

525.x264_r: -DSPEC_LP64

531.deepsjeng_r: -DSPEC_LP64

541.leela_r: -DSPEC_LP64

548.exchange2_r: -DSPEC_LP64

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M7 (Intel Xeon Silver 4510, 2.40GHz)

SPECrate®2017_int_base = 204

SPECrate®2017_int_peak = 211

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jul-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Base Portability Flags (Continued)

557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

C++ benchmarks:

-w -std=c++14 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

Fortran benchmarks:

-w -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M7 (Intel Xeon Silver 4510, 2.40GHz)

SPECrate®2017_int_base = 204

SPECrate®2017_int_peak = 211

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jul-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Peak Portability Flags (Continued)

531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -w -std=c11 -m64 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

502.gcc_r: -m32 -L/opt/intel/oneapi/compiler/2024.1/lib32 -std=gnu89
-Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc32-5.0.1/lib -ljemalloc

505.mcf_r: basepeak = yes

525.x264_r: -w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fno-alias
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

557.xz_r: basepeak = yes
```

C++ benchmarks:

```
520.omnetpp_r: basepeak = yes

523.xalancbmk_r: basepeak = yes

531.deepsjeng_r: basepeak = yes

541.leela_r: basepeak = yes
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C220 M7 (Intel Xeon Silver 4510, 2.40GHz)

SPECrate®2017_int_base = 204

SPECrate®2017_int_peak = 211

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jul-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Peak Optimization Flags (Continued)

Fortran benchmarks:

548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-EMR-revD.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-EMR-revD.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2024-07-25 01:40:02-0400.

Report generated on 2024-08-14 14:04:04 by CPU2017 PDF formatter v6716.

Originally published on 2024-08-13.