



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Supermicro


SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECrate®2017_int_base = 317

SPECrate®2017_int_peak = 326

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022



Hardware

CPU Name: Intel Xeon Gold 6426Y
Max MHz: 4100
Nominal: 2500
Enabled: 32 cores, 2 chips, 2 threads/core
Orderable: 2 chips
Cache L1: 32 KB I + 48 KB D on chip per core
L2: 2 MB I+D on chip per core
L3: 37.5 MB I+D on chip per chip
Other: None
Memory: 2 TB (32 x 64 GB 2Rx4 PC5-4800B-R, running at 4400)
Storage: 1 x 960 GB SATA III SSD
Other: None

Software

OS: SUSE Linux Enterprise Server 15 SP4
Kernel 5.14.21-150400.22-default
Compiler: C/C++: Version 2022.1 of Intel oneAPI DPC++/C++ Compiler for Linux;
Fortran: Version 2022.1 of Intel Fortran Compiler for Linux;
Parallel: No
Firmware: Version 1.0a released Nov-2022
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECrate®2017_int_base = 317

SPECrate®2017_int_peak = 326

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	64	440	231	440	231	440	231	64	413	247	413	247	413	247
502.gcc_r	64	331	274	333	272	333	272	64	291	311	289	314	288	314
505.mcf_r	64	199	521	199	520	200	518	64	199	521	199	520	200	518
520.omnetpp_r	64	381	221	380	221	378	222	64	381	221	380	221	378	222
523.xalancbmk_r	64	112	604	112	601	112	601	64	112	604	112	601	112	601
525.x264_r	64	182	617	181	618	181	618	64	172	650	172	651	172	651
531.deepsjeng_r	64	318	231	318	231	318	231	64	318	231	318	231	318	231
541.leela_r	64	496	214	497	213	497	213	64	496	214	497	213	497	213
548.exchange2_r	64	319	526	319	526	319	526	64	319	526	319	526	319	526
557.xz_r	64	467	148	470	147	467	148	64	467	148	470	147	467	148

SPECrate®2017_int_base = **317**

SPECrate®2017_int_peak = **326**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

SPEC has ruled that the compiler used for this result was performing a compilation that specifically improves the performance of the 523.xalancbmk_r / 623.xalancbmk_s benchmarks using a priori knowledge of the SPEC code and dataset to perform a transformation that has narrow applicability.

In order to encourage optimizations that have wide applicability (see rule 1.4 https://www.spec.org/cpu2017/Docs/runrules.html#rule_1.4), SPEC will no longer publish results using this optimization.

This result is left in the SPEC results database for historical reference.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"
MALLOC_CONF = "retain:true"



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECrate®2017_int_base = 317

SPECrate®2017_int_peak = 326

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM
memory using Red Hat Enterprise Linux 8.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS Settings:

Power Technology = Custom
Power Performance Tuning = BIOS Controls EPB
ENERGY_PERF_BIAS_CFG mode = Performance
DCU Streamer Prefetcher = Disable
SNC = Enable SNC4 (4-clusters)
LLC Dead Line Alloc = Disable
KTI Prefetch = Enable
Stale AtoS = Disable
Patrol Scrub = Disable

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
running on localhost Tue Nov 22 10:55:08 2022

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 6426Y
 2 "physical id"s (chips)
 64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 16
siblings : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
```

From lscpu from util-linux 2.37.2:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Address sizes: 46 bits physical, 57 bits virtual
Byte Order: Little Endian
CPU(s): 64
On-line CPU(s) list: 0-63
Vendor ID: GenuineIntel
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECrate®2017_int_base = 317

SPECrate®2017_int_peak = 326

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Platform Notes (Continued)

```

Model name: Intel(R) Xeon(R) Gold 6426Y
CPU family: 6
Model: 143
Thread(s) per core: 2
Core(s) per socket: 16
Socket(s): 2
Stepping: 8
Frequency boost: enabled
CPU max MHz: 2501.0000
CPU min MHz: 800.0000
BogoMIPS: 5000.00
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr
pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx
pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology
nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx
smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cat_l2 cdp_l3 invpcid_single cdp_l2 ssbd mba ibrs ibpb stibp
ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1
hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap
avx512ifma cflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt
xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
split_lock_detect avx_vnni avx512_bf16 wbnoinvd dtherm ida arat pln pts avx512vbmi
umip pku ospke waitpkg avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg
tme avx512_vpopcntdq la57 rdpid bus_lock_detect cldemote movdiri movdir64b enqcmd
fsrm md_clear serialize tsxldtrk pconfig arch_lbr avx512_fp16 amx_tile flush_l1d
arch_capabilities
Virtualization: VT-x
L1d cache: 1.5 MiB (32 instances)
L1i cache: 1 MiB (32 instances)
L2 cache: 64 MiB (32 instances)
L3 cache: 75 MiB (2 instances)
NUMA node(s): 4
NUMA node0 CPU(s): 0-7,32-39
NUMA node1 CPU(s): 8-15,40-47
NUMA node2 CPU(s): 16-23,48-55
NUMA node3 CPU(s): 24-31,56-63
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf: Not affected
Vulnerability Mds: Not affected
Vulnerability Meltdown: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via
prctl and seccomp
Vulnerability Spectre v1: Mitigation; usercopy/swappgs barriers and __user
pointer sanitization
Vulnerability Spectre v2: Mitigation; Enhanced IBRS, IBPB conditional, RSB
filling
Vulnerability Srbds: Not affected
Vulnerability Tsx async abort: Not affected

```

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	1.5M	12	Data	1	64	1	64
L1i	32K	1M	8	Instruction	1	64	1	64
L2	2M	64M	16	Unified	2	2048	1	64
L3	37.5M	75M	15	Unified	3	40960	1	64

/proc/cpuinfo cache data
cache size : 38400 KB

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECrate®2017_int_base = 317

SPECrate®2017_int_peak = 326

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Platform Notes (Continued)

```

From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 32 33 34 35 36 37 38 39
node 0 size: 515695 MB
node 0 free: 514257 MB
node 1 cpus: 8 9 10 11 12 13 14 15 40 41 42 43 44 45 46 47
node 1 size: 516091 MB
node 1 free: 515605 MB
node 2 cpus: 16 17 18 19 20 21 22 23 48 49 50 51 52 53 54 55
node 2 size: 516091 MB
node 2 free: 515600 MB
node 3 cpus: 24 25 26 27 28 29 30 31 56 57 58 59 60 61 62 63
node 3 size: 516062 MB
node 3 free: 515648 MB
node distances:
node 0 1 2 3
0: 10 12 21 21
1: 12 10 21 21
2: 21 21 10 12
3: 21 21 12 10

From /proc/meminfo
MemTotal: 2113475952 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
ondemand

From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15-SP4"
VERSION_ID="15.4"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP4"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp4"

uname -a:
Linux localhost 5.14.21-150400.22-default #1 SMP PREEMPT_DYNAMIC Wed May 11 06:57:18
UTC 2022 (49db222) x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit): Not affected
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store
Bypass disabled via prctl and
seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: usercopy/swapgs
barriers and __user pointer
sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB:
conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECrate®2017_int_base = 317

SPECrate®2017_int_peak = 326

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Platform Notes (Continued)

CVE-2019-11135 (TSX Asynchronous Abort): Not affected

run-level 3 Nov 22 10:50

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda2 xfs 892G 8.4G 883G 1% /

From /sys/devices/virtual/dmi/id
Vendor: Supermicro
Product: Super Server
Product Family: Family
Serial: 0123456789

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
28x SK Hynix HMC94MEBRA109N 64 GB 2 rank 4800, configured at 4400
4x SK Hynix HMC94MEBRA124N 64 GB 2 rank 4800, configured at 4400

BIOS:
BIOS Vendor: American Megatrends International, LLC.
BIOS Version: 1.0a
BIOS Date: 11/18/2022
BIOS Revision: 5.29

(End of data from sysinfo program)

Compiler Version Notes

=====
C | 502.gcc_r(peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
=====

=====
C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
| 557.xz_r(base, peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
=====

=====
C | 502.gcc_r(peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
=====

=====
C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
| 557.xz_r(base, peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2022.1.0 Build 20220316

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECrate®2017_int_base = 317

SPECrate®2017_int_peak = 326

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Compiler Version Notes (Continued)

Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

=====
C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak) 531.deepsjeng_r(base, peak)
| 541.leela_r(base, peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

=====
Fortran | 548.exchange2_r(base, peak)
=====

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icx

C++ benchmarks:
icpx

Fortran benchmarks:
ifx

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECrate®2017_int_base = 317

SPECrate®2017_int_peak = 326

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math  
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-L/usr/local/intel/compiler/2022.1.0/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

C++ benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-L/usr/local/intel/compiler/2022.1.0/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-nostandard-realloc-lhs -align array32byte -auto  
-L/usr/local/intel/compiler/2022.1.0/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64  
502.gcc_r: -D_FILE_OFFSET_BITS=64  
505.mcf_r: -DSPEC_LP64  
520.omnetpp_r: -DSPEC_LP64  
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX  
525.x264_r: -DSPEC_LP64  
531.deepsjeng_r: -DSPEC_LP64  
541.leela_r: -DSPEC_LP64  
548.exchange2_r: -DSPEC_LP64
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECrate®2017_int_base = 317

SPECrate®2017_int_peak = 326

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Peak Portability Flags (Continued)

557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -w -std=c11 -m64 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX512
-Ofast -ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fno-strict-overflow
-L/usr/local/intel/compiler/2022.1.0/linux/compiler/lib/intel64_lin
-lqkmalloc
```

```
502.gcc_r: -m32
-L/usr/local/intel/compiler/2022.1.0/linux/compiler/lib/ia32_lin
-std=gnu89 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX512
-Ofast -ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -L/usr/local/jemalloc32-5.0.1/lib
-ljemalloc
```

505.mcf_r: basepeak = yes

```
525.x264_r: -w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/intel/compiler/2022.1.0/linux/compiler/lib/intel64_lin
-lqkmalloc
```

557.xz_r: basepeak = yes

C++ benchmarks:

520.omnetpp_r: basepeak = yes

523.xalancbmk_r: basepeak = yes

531.deepsjeng_r: basepeak = yes

541.leela_r: basepeak = yes

Fortran benchmarks:

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECrate®2017_int_base = 317

SPECrate®2017_int_peak = 326

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Peak Optimization Flags (Continued)

548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at

http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.html
<http://www.spec.org/cpu2017/flags/Supermicro-Platform-Settings-V1.2-SPR-revC.html>

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.xml
<http://www.spec.org/cpu2017/flags/Supermicro-Platform-Settings-V1.2-SPR-revC.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2022-11-21 21:55:08-0500.
Report generated on 2024-01-29 17:15:23 by CPU2017 PDF formatter v6716.
Originally published on 2023-01-10.