SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

$SPECspeed®2017\_fp\_base = 229$

$SPECspeed®2017\_fp\_peak = 229$

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Threads

Benchmark	Threads	Result
603.bwaves_s	32	795 / 799
607.cactuBSSN_s	32	263
619.lbm_s	32	193
621.wrf_s	32	190
627.cam4_s	32	121 / 121
628.pop2_s	32	84.8
638.imagick_s	32	431
644.nab_s	32	345
649.fotonik3d_s	32	127
654.roms_s	32	262

—— **SPECspeed®2017_fp_base (229)**   ------ **SPECspeed®2017_fp_peak (229)**

Hardware

CPU Name: Intel Xeon Gold 6426Y
 Max MHz: 4100
 Nominal: 2500
Enabled: 32 cores, 2 chips
Orderable: 2 chips
Cache L1: 32 KB I + 48 KB D on chip per core
 L2: 2 MB I+D on chip per core
 L3: 37.5 MB I+D on chip per chip
 Other: None
Memory: 2 TB (32 x 64 GB 2Rx4 PC5-4800B-R, running at 4400)
Storage: 1 x 960 GB SATA III SSD
Other: None

Software

OS: SUSE Linux Enterprise Server 15 SP4
 Kernel 5.14.21-150400.22-default
Compiler: C/C++: Version 2022.1 of Intel oneAPI DPC++/C++ Compiler for Linux;
 Fortran: Version 2022.1 of Intel Fortran Compiler for Linux;
Parallel: Yes
Firmware: Version 1.0a released Nov-2022
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.

SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECspeed®2017_fp_base = 229

SPECspeed®2017_fp_peak = 229

CPU2017 License: 001176		**Test Date:** Nov-2022	
Test Sponsor: Supermicro		**Hardware Availability:** Jan-2023	
Tested by: Supermicro		**Software Availability:** Jun-2022	

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	32	74.8	789	73.7	800	**74.2**	**795**	32	**73.9**	**799**	73.8	799	74.3	794
607.cactuBSSN_s	32	62.9	265	**63.4**	**263**	63.5	263	32	62.9	265	**63.4**	**263**	63.5	263
619.lbm_s	32	27.1	193	27.9	188	**27.2**	**193**	32	27.1	193	27.9	188	**27.2**	**193**
621.wrf_s	32	69.2	191	**69.4**	**190**	70.2	189	32	69.2	191	**69.4**	**190**	70.2	189
627.cam4_s	32	73.1	121	73.9	120	**73.4**	**121**	32	73.5	121	**73.2**	**121**	73.1	121
628.pop2_s	32	139	85.1	141	84.3	**140**	**84.8**	32	139	85.1	141	84.3	**140**	**84.8**
638.imagick_s	32	**33.4**	**431**	33.6	430	33.3	434	32	**33.4**	**431**	33.6	430	33.3	434
644.nab_s	32	**50.6**	**345**	50.6	345	50.6	345	32	**50.6**	**345**	50.6	345	50.6	345
649.fotonik3d_s	32	72.0	127	71.4	128	**71.9**	**127**	32	72.0	127	71.4	128	**71.9**	**127**
654.roms_s	32	60.3	261	**60.1**	**262**	60.0	263	32	60.3	261	**60.1**	**262**	60.0	263
SPECspeed®2017_fp_base =	**229**													
SPECspeed®2017_fp_peak =	**229**													

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"
```

General Notes

```
Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM
memory using Redhat Enterprise Linux 8.0
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>       /proc/sys/vm/drop_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
```

(Continued on next page)

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECspeed®2017_fp_base = 229

SPECspeed®2017_fp_peak = 229

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

General Notes (Continued)

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases

Platform Notes

```
BIOS Settings:
Power Technology = Custom
Power Performance Tuning = BIOS Controls EPB
ENERGY_PERF_BIAS_CFG mode = Performance
DCU Streamer Prefetcher = Disable
Hyper-Threading [ALL] = Disable
LLC Dead Line Alloc = Disable
KTI Prefetch = Enable
Stale AtoS = Disable
Patrol Scrub = Disable

 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
 running on localhost Thu Nov 24 05:07:19 2022

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Gold 6426Y
       2  "physical id"s (chips)
       32 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 16
       siblings  : 16
       physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
       physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

 From lscpu from util-linux 2.37.2:
    Architecture:              x86_64
    CPU op-mode(s):            32-bit, 64-bit
    Address sizes:             46 bits physical, 57 bits virtual
    Byte Order:                Little Endian
    CPU(s):                    32
    On-line CPU(s) list:       0-31
    Vendor ID:                 GenuineIntel
    Model name:                Intel(R) Xeon(R) Gold 6426Y
    CPU family:                6
    Model:                     143
```

(Continued on next page)

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECspeed®2017_fp_base = 229

SPECspeed®2017_fp_peak = 229

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Platform Notes (Continued)

```
       Thread(s) per core:             1
       Core(s) per socket:             16
       Socket(s):                      2
       Stepping:                       8
       Frequency boost:                enabled
       CPU max MHz:                    2501.0000
       CPU min MHz:                    800.0000
       BogoMIPS:                       5000.00
       Flags:                          fpu vme de pse tsc msr pae mce cx8 apic sep mtrr
   pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx
   pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology
   nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx
   smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
   tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
   epb cat_l3 cat_l2 cdp_l3 invpcid_single cdp_l2 ssbd mba ibrs ibpb stibp
   ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1
   hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap
   avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt
   xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
   split_lock_detect avx_vnni avx512_bf16 wbnoinvd dtherm ida arat pln pts avx512vbmi
   umip pku ospke waitpkg avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg
   tme avx512_vpopcntdq la57 rdpid bus_lock_detect cldemote movdiri movdir64b enqcmd
   fsrm md_clear serialize tsxldtrk pconfig arch_lbr avx512_fp16 amx_tile flush_l1d
   arch_capabilities
       Virtualization:                 VT-x
       L1d cache:                      1.5 MiB (32 instances)
       L1i cache:                      1 MiB (32 instances)
       L2 cache:                       64 MiB (32 instances)
       L3 cache:                       75 MiB (2 instances)
       NUMA node(s):                   2
       NUMA node0 CPU(s):              0-15
       NUMA node1 CPU(s):              16-31
       Vulnerability Itlb multihit:    Not affected
       Vulnerability L1tf:             Not affected
       Vulnerability Mds:              Not affected
       Vulnerability Meltdown:         Not affected
       Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via
       prctl and seccomp
       Vulnerability Spectre v1:       Mitigation; usercopy/swapgs barriers and __user
       pointer sanitization
       Vulnerability Spectre v2:       Mitigation; Enhanced IBRS, IBPB conditional, RSB
       filling
       Vulnerability Srbds:            Not affected
       Vulnerability Tsx async abort:  Not affected

  From lscpu --cache:
       NAME ONE-SIZE ALL-SIZE WAYS TYPE         LEVEL  SETS PHY-LINE COHERENCY-SIZE
```

(Continued on next page)

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECspeed®2017_fp_base = 229

SPECspeed®2017_fp_peak = 229

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Platform Notes (Continued)

```
     L1d        48K      1.5M   12 Data            1    64      1          64
     L1i        32K        1M    8 Instruction     1    64      1          64
     L2          2M       64M   16 Unified         2  2048      1          64
     L3        37.5M      75M   15 Unified         3 40960      1          64

  /proc/cpuinfo cache data
     cache size : 38400 KB

  From numactl --hardware
  WARNING: a numactl 'node' might or might not correspond to a physical chip.
    available: 2 nodes (0-1)
    node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
    node 0 size: 1031791 MB
    node 0 free: 1029066 MB
    node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
    node 1 size: 1032167 MB
    node 1 free: 1025489 MB
    node distances:
    node   0   1
      0:  10  21
      1:  21  10

  From /proc/meminfo
     MemTotal:       2113493588 kB
     HugePages_Total:        0
     Hugepagesize:        2048 kB

  /sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
     ondemand

  From /etc/*release* /etc/*version*
     os-release:
        NAME="SLES"
        VERSION="15-SP4"
        VERSION_ID="15.4"
        PRETTY_NAME="SUSE Linux Enterprise Server 15 SP4"
        ID="sles"
        ID_LIKE="suse"
        ANSI_COLOR="0;32"
        CPE_NAME="cpe:/o:suse:sles:15:sp4"

  uname -a:
     Linux localhost 5.14.21-150400.22-default #1 SMP PREEMPT_DYNAMIC Wed May 11 06:57:18
     UTC 2022 (49db222) x86_64 x86_64 x86_64 GNU/Linux

  Kernel self-reported vulnerability status:
```

(Continued on next page)

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

$SPECspeed^{®}2017\_fp\_base = 229$

$SPECspeed^{®}2017\_fp\_peak = 229$

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Platform Notes (Continued)

```
CVE-2018-12207 (iTLB Multihit):               Not affected
CVE-2018-3620 (L1 Terminal Fault):            Not affected
Microarchitectural Data Sampling:             Not affected
CVE-2017-5754 (Meltdown):                     Not affected
CVE-2018-3639 (Speculative Store Bypass):     Mitigation: Speculative Store
                                              Bypass disabled via prctl and
                                              seccomp
CVE-2017-5753 (Spectre variant 1):            Mitigation: usercopy/swapgs
                                              barriers and __user pointer
                                              sanitization
CVE-2017-5715 (Spectre variant 2):            Mitigation: Enhanced IBRS, IBPB:
                                              conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort):      Not affected


run-level 3 Nov 24 01:54

SPEC is set to: /home/cpu2017
   Filesystem     Type  Size  Used Avail Use% Mounted on
   /dev/sda2      xfs   892G   15G  878G   2% /

From /sys/devices/virtual/dmi/id
    Vendor:         Supermicro
    Product:        Super Server
    Product Family: Family
    Serial:         0123456789

Additional information from dmidecode 3.2 follows.  WARNING: Use caution when you
interpret this section. The 'dmidecode' program reads system data which is "intended to
allow hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
  Memory:
    28x SK Hynix HMCG94MEBRA109N 64 GB 2 rank 4800, configured at 4400
    4x SK Hynix HMCG94MEBRA124N 64 GB 2 rank 4800, configured at 4400

BIOS:
   BIOS Vendor:      American Megatrends International, LLC.
   BIOS Version:     1.0a
   BIOS Date:        11/18/2022
   BIOS Revision:    5.29

(End of data from sysinfo program)
```

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECspeed®2017_fp_base = 229

SPECspeed®2017_fp_peak = 229

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Compiler Version Notes

```
==============================================================================
C                     | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
                      | 644.nab_s(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
------------------------------------------------------------------------------
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version
  2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------


==============================================================================
Fortran               | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
                      | 654.roms_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version
  2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------


==============================================================================
Fortran, C            | 621.wrf_s(base, peak) 627.cam4_s(base, peak)
                      | 628.pop2_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version
  2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
  Version 2022.1.0 Build 20220316
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
```

SPEC CPU®2017 Floating Point Speed Result

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECspeed®2017_fp_base = 229

SPECspeed®2017_fp_peak = 229

CPU2017 License: 001176　　　　　　　　　　　　　　　**Test Date:** Nov-2022
Test Sponsor: Supermicro　　　　　　　　　　　　　**Hardware Availability:** Jan-2023
Tested by: Supermicro　　　　　　　　　　　　　　**Software Availability:** Jun-2022

Base Compiler Invocation

C benchmarks:
`icx`

Fortran benchmarks:
`ifx`

Benchmarks using both Fortran and C:
`ifx icx`

Benchmarks using Fortran, C, and C++:
`icpx icx ifx`

Base Portability Flags

603.bwaves_s: `-DSPEC_LP64`
607.cactuBSSN_s: `-DSPEC_LP64`
619.lbm_s: `-DSPEC_LP64`
621.wrf_s: `-DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian`
627.cam4_s: `-DSPEC_LP64 -DSPEC_CASE_FLAG`
628.pop2_s: `-DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian`
`-assume byterecl`
638.imagick_s: `-DSPEC_LP64`
644.nab_s: `-DSPEC_LP64`
649.fotonik3d_s: `-DSPEC_LP64`
654.roms_s: `-DSPEC_LP64`

Base Optimization Flags

C benchmarks:
`-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto`
`-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp`
`-DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

Fortran benchmarks:
`-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -Ofast -ffast-math`
`-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp`
`-nostandard-realloc-lhs -align array32byte -auto`
`-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

Benchmarks using both Fortran and C:
`-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto`
`-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp`

(Continued on next page)

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECspeed®2017_fp_base = 229

SPECspeed®2017_fp_peak = 229

CPU2017 License: 001176　　　　　　　　　　　　　　　　　**Test Date:**　　　　　　Nov-2022
Test Sponsor:　　Supermicro　　　　　　　　　　　　　　**Hardware Availability:** Jan-2023
Tested by:　　　　Supermicro　　　　　　　　　　　　　　**Software Availability:**　Jun-2022

Base Optimization Flags (Continued)

Benchmarks using both Fortran and C (continued):
```
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:
```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Peak Compiler Invocation

C benchmarks:
```
icx
```

Fortran benchmarks:
```
ifx
```

Benchmarks using both Fortran and C:
```
ifx icx
```

Benchmarks using Fortran, C, and C++:
```
icpx icx ifx
```

Peak Portability Flags

```
Same as Base Portability Flags
```

Peak Optimization Flags

C benchmarks:

619.lbm_s: `basepeak = yes`

638.imagick_s: `basepeak = yes`

644.nab_s: `basepeak = yes`

Fortran benchmarks:

(Continued on next page)

Supermicro

SuperServer SYS-621H-TN12R
(X13DEM , Intel Xeon Gold 6426Y)

SPECspeed®2017_fp_base = 229

SPECspeed®2017_fp_peak = 229

CPU2017 License: 001176
Test Sponsor: Supermicro
Tested by: Supermicro

Test Date: Nov-2022
Hardware Availability: Jan-2023
Software Availability: Jun-2022

Peak Optimization Flags (Continued)

603.bwaves_s: -m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

649.fotonik3d_s: basepeak = yes

654.roms_s: basepeak = yes

Benchmarks using both Fortran and C:

621.wrf_s: basepeak = yes

627.cam4_s: -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

628.pop2_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.html
http://www.spec.org/cpu2017/flags/Supermicro-Platform-Settings-V1.2-SPR-revC.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic2022-official-linux64_revA.xml
http://www.spec.org/cpu2017/flags/Supermicro-Platform-Settings-V1.2-SPR-revC.xml

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2022-11-23 16:07:18-0500.
Report generated on 2023-01-10 19:00:25 by CPU2017 PDF formatter v6442.
Originally published on 2023-01-10.