



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

## Hewlett Packard Enterprise

(Test Sponsor: HPE)

### ProLiant DL20 Gen10 Plus

(2.80 GHz, Intel Xeon E-2314)

SPECrate®2017\_fp\_base = 39.0

SPECrate®2017\_fp\_peak = 39.4

CPU2017 License: 3


Test Sponsor: HPE

Tested by: HPE

Test Date: Apr-2022

Hardware Availability: Jan-2022

Software Availability: Jun-2021



### Hardware

CPU Name: Intel Xeon E-2314  
 Max MHz: 4500  
 Nominal: 2800  
 Enabled: 4 cores, 1 chip  
 Orderable: 1 chip  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 512 KB I+D on chip per core  
 L3: 8 MB I+D on chip per chip  
 Other: None  
 Memory: 128 GB (4 x 32 GB 2Rx8 PC4-3200AA-E, running at 2933)  
 Storage: 1 x 480 GB SATA SSD, RAID 0  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP3  
 Kernel 5.3.18-57-default  
 Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;  
 Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;  
 C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux  
 Parallel: No  
 Firmware: HPE BIOS Version U60 v1.54 01/13/2022 released Jan-2022  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 (Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL20 Gen10 Plus

(2.80 GHz, Intel Xeon E-2314)

SPECrate®2017\_fp\_base = 39.0

SPECrate®2017\_fp\_peak = 39.4

CPU2017 License: 3  
Test Sponsor: HPE  
Tested by: HPE

Test Date: Apr-2022  
Hardware Availability: Jan-2022  
Software Availability: Jun-2021

## Software (Continued)

Power Management: BIOS set to prefer performance at the cost of additional power usage

## Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio		
503.bwaves_r	4	435	92.1	435	92.2	<b>435</b>	<b>92.2</b>	4	435	92.1	435	92.2	<b>435</b>	<b>92.2</b>		
507.cactuBSSN_r	4	<b>80.0</b>	<b>63.3</b>	79.5	63.7	80.7	62.8	4	<b>80.0</b>	<b>63.3</b>	79.5	63.7	80.7	62.8		
508.namd_r	4	<b>145</b>	<b>26.2</b>	145	26.2	145	26.2	4	<b>145</b>	<b>26.2</b>	145	26.2	145	26.2		
510.parest_r	4	406	25.8	<b>406</b>	<b>25.8</b>	406	25.7	4	406	25.8	<b>406</b>	<b>25.8</b>	406	25.7		
511.povray_r	4	<b>247</b>	<b>37.9</b>	249	37.5	246	38.0	4	<b>214</b>	<b>43.6</b>	216	43.2	214	43.7		
519.lbm_r	4	128	32.9	128	33.0	<b>128</b>	<b>33.0</b>	4	128	32.9	128	33.0	<b>128</b>	<b>33.0</b>		
521.wrf_r	4	<b>222</b>	<b>40.4</b>	222	40.4	220	40.8	4	<b>222</b>	<b>40.4</b>	222	40.4	220	40.8		
526.blender_r	4	<b>208</b>	<b>29.3</b>	208	29.3	208	29.3	4	<b>208</b>	<b>29.3</b>	208	29.3	208	29.3		
527.cam4_r	4	199	35.2	<b>198</b>	<b>35.3</b>	198	35.4	4	199	35.2	<b>198</b>	<b>35.3</b>	198	35.4		
538.imagick_r	4	111	89.8	112	88.5	<b>112</b>	<b>89.2</b>	4	111	89.8	112	88.5	<b>112</b>	<b>89.2</b>		
544.nab_r	4	<b>137</b>	<b>49.3</b>	137	49.3	136	49.5	4	<b>134</b>	<b>50.3</b>	135	50.0	134	50.4		
549.fotonik3d_r	4	568	27.4	569	27.4	<b>568</b>	<b>27.4</b>	4	568	27.4	569	27.4	<b>568</b>	<b>27.4</b>		
554.roms_r	4	333	19.1	332	19.1	<b>332</b>	<b>19.1</b>	4	333	19.1	332	19.1	<b>332</b>	<b>19.1</b>		

SPECrate®2017\_fp\_base = 39.0

SPECrate®2017\_fp\_peak = 39.4

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3 > /proc/sys/vm/drop\_caches

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"  
MALLOC\_CONF = "retain:true"



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL20 Gen10 Plus**

(2.80 GHz, Intel Xeon E-2314)

**SPECrate®2017\_fp\_base = 39.0**

**SPECrate®2017\_fp\_peak = 39.4**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Apr-2022

**Hardware Availability:** Jan-2022

**Software Availability:** Jun-2021

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM memory using Red Hat Enterprise Linux 8.1

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5 sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS Configuration:

Workload Profile set to General Throughput Compute

Thermal Configuration set to Maximum Cooling

Enhanced Processor Performance set to Enabled

Last Level Cache (LLC) prefetch set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d

running on localhost Sun Apr 3 03:07:13 2022

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) E-2314 CPU @ 2.80GHz

1 "physical id"s (chips)

4 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 4

siblings : 4

physical 0: cores 0 1 2 3

From lscpu from util-linux 2.36.2:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

Address sizes: 39 bits physical, 48 bits virtual

CPU(s): 4

On-line CPU(s) list: 0-3

Thread(s) per core: 1

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL20 Gen10 Plus**

(2.80 GHz, Intel Xeon E-2314)

**SPECrate®2017\_fp\_base = 39.0**

**SPECrate®2017\_fp\_peak = 39.4**

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Apr-2022  
**Hardware Availability:** Jan-2022  
**Software Availability:** Jun-2021

## Platform Notes (Continued)

```

Core(s) per socket:      4
Socket(s):               1
NUMA node(s):           1
Vendor ID:               GenuineIntel
CPU family:              6
Model:                   167
Model name:              Intel(R) Xeon(R) E-2314 CPU @ 2.80GHz
Stepping:                1
CPU MHz:                 2729.261
BogoMIPS:                5616.00
Virtualization:         VT-x
L1d cache:               192 KiB
L1i cache:               128 KiB
L2 cache:                2 MiB
L3 cache:                8 MiB
NUMA node0 CPU(s):      0-3
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf:      Not affected
Vulnerability Mds:       Not affected
Vulnerability Meltdown:  Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1: Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Enhanced IBRS, IBPB conditional, RSB filling
Vulnerability Srbds:     Not affected
Vulnerability Tsx async abort: Not affected
Flags:                   fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb invpcid_single ssbd ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid mpx avx512f avx512dq rdseed adx smap avx512ifma clflushopt intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves dtherm ida arat pln pts avx512vbmi umip pku ospke avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg avx512_vpopcntdq rdpid fsrm md_clear flush_lld arch_capabilities

```

From `lscpu --cache:`

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	192K	12	Data	1	64	1	64
L1i	32K	128K	8	Instruction	1	64	1	64
L2	512K	2M	8	Unified	2	1024	1	64
L3	8M	8M	16	Unified	3	8192	1	64

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL20 Gen10 Plus**

(2.80 GHz, Intel Xeon E-2314)

**SPECrate®2017\_fp\_base = 39.0**

**SPECrate®2017\_fp\_peak = 39.4**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Apr-2022

**Hardware Availability:** Jan-2022

**Software Availability:** Jun-2021

## Platform Notes (Continued)

```
/proc/cpuinfo cache data
cache size : 8192 KB
```

From numactl --hardware

WARNING: a numactl 'node' might or might not correspond to a physical chip.

```
available: 1 nodes (0)
node 0 cpus: 0 1 2 3
node 0 size: 128744 MB
node 0 free: 128291 MB
node distances:
node    0
0:    10
```

From /proc/meminfo

```
MemTotal:      131834056 kB
HugePages_Total:      0
Hugepagesize:    2048 kB
```

From /etc/\*release\* /etc/\*version\*

```
os-release:
NAME="SLES"
VERSION="15-SP3"
VERSION_ID="15.3"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP3"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp3"
```

uname -a:

```
Linux localhost 5.3.18-57-default #1 SMP Wed Apr 28 10:54:41 UTC 2021 (ba3c2e9) x86_64
x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):	Not affected
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swaps barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB:

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL20 Gen10 Plus**

(2.80 GHz, Intel Xeon E-2314)

**SPECrate®2017\_fp\_base = 39.0**

**SPECrate®2017\_fp\_peak = 39.4**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Apr-2022

**Hardware Availability:** Jan-2022

**Software Availability:** Jun-2021

## Platform Notes (Continued)

	conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):	Not affected
CVE-2019-11135 (TSX Asynchronous Abort):	Not affected

run-level 3 Apr 3 03:06

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda4	xf	404G	92G	312G	23%	/home

From /sys/devices/virtual/dmi/id

```
Vendor:          HPE
Product:         ProLiant DL20 Gen10 Plus
Product Family: ProLiant
Serial:          SerNum.ACC
```

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

4x Hynix HMAA4GU7AJR8N-XN 32 GB 2 rank 3200, configured at 2933

BIOS:

```
BIOS Vendor:     HPE
BIOS Version:    U60
BIOS Date:       01/13/2022
BIOS Revision:   1.54
Firmware Revision: 2.55
```

(End of data from sysinfo program)

## Compiler Version Notes

```
=====
C          | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
          | 544.nab_r(base, peak)
-----
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

```
=====
C++       | 508.namd_r(base, peak) 510.parest_r(base, peak)
-----
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL20 Gen10 Plus**

(2.80 GHz, Intel Xeon E-2314)

**SPECrate®2017\_fp\_base = 39.0**

**SPECrate®2017\_fp\_peak = 39.4**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Apr-2022

**Hardware Availability:** Jan-2022

**Software Availability:** Jun-2021

## Compiler Version Notes (Continued)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
C++, C | 511.povray\_r(peak)  
=====

Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)  
64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
C++, C | 511.povray\_r(peak)  
=====

Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)  
64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL20 Gen10 Plus**

(2.80 GHz, Intel Xeon E-2314)

**SPECrate®2017\_fp\_base = 39.0**

**SPECrate®2017\_fp\_peak = 39.4**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Apr-2022

**Hardware Availability:** Jan-2022

**Software Availability:** Jun-2021

## Compiler Version Notes (Continued)

=====  
C++, C, Fortran | 507.cactuBSSN\_r(base, peak)  
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
| 554.roms\_r(base, peak)  
=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Fortran, C | 521.wrf\_r(base, peak) 527.cam4\_r(base, peak)  
=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on  
Intel(R) 64, Version 2021.1 Build 20201112\_000000

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,  
Version 2021.1 Build 20201113

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

(Continued on next page)





# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL20 Gen10 Plus**

(2.80 GHz, Intel Xeon E-2314)

**SPECrate®2017\_fp\_base = 39.0**

**SPECrate®2017\_fp\_peak = 39.4**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Apr-2022

**Hardware Availability:** Jan-2022

**Software Availability:** Jun-2021

## Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

ifort icx

Benchmarks using both C and C++:

icpx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifort

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64  
507.cactuBSSN\_r: -DSPEC\_LP64  
508.namd\_r: -DSPEC\_LP64  
510.parest\_r: -DSPEC\_LP64  
511.povray\_r: -DSPEC\_LP64  
519.lbm\_r: -DSPEC\_LP64  
521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char  
527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG  
538.imagick\_r: -DSPEC\_LP64  
544.nab\_r: -DSPEC\_LP64  
549.fotonik3d\_r: -DSPEC\_LP64  
554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib

C++ benchmarks:

-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL20 Gen10 Plus**

(2.80 GHz, Intel Xeon E-2314)

**SPECrate®2017\_fp\_base = 39.0**

**SPECrate®2017\_fp\_peak = 39.4**

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Apr-2022

**Hardware Availability:** Jan-2022

**Software Availability:** Jun-2021

## Base Optimization Flags (Continued)

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both Fortran and C:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using both C and C++:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries -ljemalloc
-L/usr/local/jemalloc64-5.0.1/lib
```

Benchmarks using Fortran, C, and C++:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-align array32byte -auto -ljemalloc -L/usr/local/jemalloc64-5.0.1/lib
```

## Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icx

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

ProLiant DL20 Gen10 Plus

(2.80 GHz, Intel Xeon E-2314)

SPECrate®2017\_fp\_base = 39.0

SPECrate®2017\_fp\_peak = 39.4

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Apr-2022

Hardware Availability: Jan-2022

Software Availability: Jun-2021

## Peak Compiler Invocation (Continued)

Benchmarks using both C and C++:

511.povray\_r: icpc icc

526.blender\_r: icpx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: basepeak = yes

538.imagick\_r: basepeak = yes

544.nab\_r: -w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -flto  
-Ofast -qopt-mem-layout-trans=4  
-fimf-accuracy-bits=14:sqrt  
-mbranches-within-32B-boundaries -ljemalloc  
-L/usr/local/jemalloc64-5.0.1/lib

C++ benchmarks:

508.namd\_r: basepeak = yes

510.parest\_r: basepeak = yes

Fortran benchmarks:

503.bwaves\_r: basepeak = yes

549.fotonik3d\_r: basepeak = yes

554.roms\_r: basepeak = yes

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

ProLiant DL20 Gen10 Plus

(2.80 GHz, Intel Xeon E-2314)

SPECrate®2017\_fp\_base = 39.0

SPECrate®2017\_fp\_peak = 39.4

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Apr-2022

**Hardware Availability:** Jan-2022

**Software Availability:** Jun-2021

## Peak Optimization Flags (Continued)

Benchmarks using both Fortran and C:

521.wrf\_r: basepeak = yes

527.cam4\_r: basepeak = yes

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX512 -O3
-ipo -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

526.blender\_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

507.cactuBSSN\_r: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.0-ICX-revE.html>

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html)

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.0-ICX-revE.xml>

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml)

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2022-04-02 17:37:13-0400.

Report generated on 2022-04-29 13:26:37 by CPU2017 PDF formatter v6442.

Originally published on 2022-04-27.