



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus


(2.20 GHz, Intel Xeon Gold 6330N)

SPECspeed®2017_fp_base = 165

SPECspeed®2017_fp_peak = 166

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jan-2022
Hardware Availability: Nov-2021
Software Availability: Dec-2020



Hardware

CPU Name: Intel Xeon Gold 6330N
 Max MHz: 3400
 Nominal: 2200
 Enabled: 56 cores, 2 chips, 2 threads/core
 Orderable: 1, 2 chip(s)
 Cache L1: 32 KB I + 48 KB D on chip per core
 L2: 1.25 MB I+D on chip per core
 L3: 42 MB I+D on chip per chip
 Other: None
 Memory: 2 TB (32 x 64 GB 2Rx4 PC4-3200AA-R, running at 2666)
 Storage: 1 x 800 GB SAS SSD, RAID 0
 Other: None

Software

OS: Red Hat Enterprise Linux 8.3 (Ootpa)
 Kernel 4.18.0-240.el8.x86_64
 Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;
 Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;
 C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux
 Parallel: Yes
 Firmware: HPE BIOS Version I44 v1.54 11/03/2021 released Nov-2021
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(2.20 GHz, Intel Xeon Gold 6330N)

SPECspeed®2017_fp_base = 165

SPECspeed®2017_fp_peak = 166

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jan-2022
Hardware Availability: Nov-2021
Software Availability: Dec-2020

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	112	107	549	108	546	108	544	112	107	549	108	546	108	544
607.cactuBSSN_s	112	85.2	196	84.2	198	84.7	197	112	85.2	196	84.2	198	84.7	197
619.lbm_s	112	44.7	117	48.5	108	45.2	116	112	44.7	117	48.5	108	45.2	116
621.wrf_s	112	93.3	142	92.5	143	92.2	143	112	93.3	142	92.5	143	92.2	143
627.cam4_s	112	64.3	138	64.4	138	63.9	139	112	64.3	138	64.4	138	63.9	139
628.pop2_s	112	172	68.9	171	69.3	171	69.5	112	172	68.9	171	69.3	171	69.5
638.imagick_s	112	99.7	145	99.5	145	99.9	144	112	99.7	145	99.5	145	99.9	144
644.nab_s	112	52.2	335	53.1	329	52.2	335	112	48.2	362	48.1	364	47.9	365
649.fotonik3d_s	112	98.1	93.0	96.7	94.2	95.8	95.2	112	95.7	95.2	96.6	94.3	94.6	96.4
654.roms_s	112	82.5	191	83.4	189	83.1	189	112	82.5	191	83.4	189	83.1	189

SPECspeed®2017_fp_base = **165**

SPECspeed®2017_fp_peak = **166**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
```

Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOCONF = "retain:true"
OMP_STACKSIZE = "192M"
```

General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM memory using Redhat Enterprise Linux 8.0

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(2.20 GHz, Intel Xeon Gold 6330N)

SPECspeed®2017_fp_base = 165

SPECspeed®2017_fp_peak = 166

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jan-2022

Hardware Availability: Nov-2021

Software Availability: Dec-2020

General Notes (Continued)

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Submitted_by: "Bhatnagar, Prateek" <prateek.bhatnagar@hpe.com>

Submitted: Mon Jan 31 01:24:32 EST 2022

Submission: cpu2017-20220131-30797.sub

Submitted_by: "Bhatnagar, Prateek" <prateek.bhatnagar@hpe.com>

Submitted: Thu Feb 3 03:55:43 EST 2022

Submission: cpu2017-20220131-30797.sub

Platform Notes

BIOS Configuration:

Workload Profile set to General Peak Frequency Compute

Thermal Configuration set to Maximum Cooling

Memory Patrol Scrubbing set to Disabled

Advanced Memory Protection set to Advanced ECC

Last Level Cache (LLC) Prefetch set to Enabled

Last Level Cache (LLC) Dead Line Allocation set to Disabled

Enhanced Processor Performance set to Enabled

Workload Profile set to Custom

Energy/Performance Bias set to Balanced Power

DCU Stream Prefetcher set to Disabled

Adjacent Sector Prefetch set to Disabled

Minimum Processor Idle Power Package C-State set to No Package State

Numa Group Size Optimization set to Flat

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d

running on localhost.localdomain Sun Jan 30 22:59:09 2022

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6330N CPU @ 2.20GHz

2 "physical id"s (chips)

112 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 28

siblings : 56

physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(2.20 GHz, Intel Xeon Gold 6330N)

SPECspeed®2017_fp_base = 165

SPECspeed®2017_fp_peak = 166

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jan-2022
Hardware Availability: Nov-2021
Software Availability: Dec-2020

Platform Notes (Continued)

25 26 27

From `lscpu` from `util-linux 2.32.1`:

```

Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                112
On-line CPU(s) list:  0-111
Thread(s) per core:    2
Core(s) per socket:    28
Socket(s):             2
NUMA node(s):         2
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 106
Model name:            Intel(R) Xeon(R) Gold 6330N CPU @ 2.20GHz
Stepping:              6
CPU MHz:               957.069
CPU max MHz:           3400.0000
CPU min MHz:           800.0000
BogoMIPS:              4400.00
Virtualization:       VT-x
L1d cache:             48K
L1i cache:             32K
L2 cache:              1280K
L3 cache:              43008K
NUMA node0 CPU(s):    0-27,56-83
NUMA node1 CPU(s):    28-55,84-111

```

```

Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single ssbd
mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid cqm rdt_a avx512f avx512dq
rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw
avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local split_lock_detect wbnoinvd dtherm ida arat pln pts hwp hwp_act_window
hwp_pkg_req avx512vbmi umip pku ospke avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni
avx512_bitalg tme avx512_vpopcntdq la57 rdpid md_clear pconfig flush_l1d
arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 43008 KB

```

From `numactl --hardware`

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(2.20 GHz, Intel Xeon Gold 6330N)

SPECspeed®2017_fp_base = 165

SPECspeed®2017_fp_peak = 166

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jan-2022
Hardware Availability: Nov-2021
Software Availability: Dec-2020

Platform Notes (Continued)

```

WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83
node 0 size: 960422 MB
node 0 free: 1030980 MB
node 1 cpus: 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83
107 108 109 110 111
node 1 size: 963914 MB
node 1 free: 1031213 MB
node distances:
node  0  1
  0:  10  20
  1:  20  10

```

```

From /proc/meminfo
MemTotal:      2113477956 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

```

/sbin/tuned-adm active
Current active profile: throughput-performance

```

```

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
performance

```

```

From /etc/*release* /etc/*version*
os-release:
NAME="Red Hat Enterprise Linux"
VERSION="8.3 (Ootpa)"
ID="rhel"
ID_LIKE="fedora"
VERSION_ID="8.3"
PLATFORM_ID="platform:el8"
PRETTY_NAME="Red Hat Enterprise Linux 8.3 (Ootpa)"
ANSI_COLOR="0;31"
redhat-release: Red Hat Enterprise Linux release 8.3 (Ootpa)
system-release: Red Hat Enterprise Linux release 8.3 (Ootpa)
system-release-cpe: cpe:/o:redhat:enterprise_linux:8.3:ga

```

```

uname -a:
Linux localhost.localdomain 4.18.0-240.el8.x86_64 #1 SMP Wed Sep 23 05:13:10 EDT 2020
x86_64 x86_64 x86_64 GNU/Linux

```

Kernel self-reported vulnerability status:

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(2.20 GHz, Intel Xeon Gold 6330N)

SPECspeed®2017_fp_base = 165

SPECspeed®2017_fp_peak = 166

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jan-2022

Hardware Availability: Nov-2021

Software Availability: Dec-2020

Platform Notes (Continued)

CVE-2018-12207 (iTLB Multihit):	Not affected
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):	Not affected
CVE-2019-11135 (TSX Asynchronous Abort):	Not affected

run-level 3 Jan 30 22:55

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/mapper/rhel-home	xfs	670G	112G	558G	17%	/home

From /sys/devices/virtual/dmi/id

Vendor:	HPE
Product:	Synergy 480 Gen10 Plus
Product Family:	Synergy
Serial:	CN70330Q5F

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

32x Micron 36ASF8G72PZ-3G2B2 64 GB 2 rank 3200, configured at 2666

BIOS:

BIOS Vendor:	HPE
BIOS Version:	I44
BIOS Date:	11/03/2021
BIOS Revision:	1.54
Firmware Revision:	2.50

(End of data from sysinfo program)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(2.20 GHz, Intel Xeon Gold 6330N)

SPECspeed®2017_fp_base = 165

SPECspeed®2017_fp_peak = 166

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jan-2022

Hardware Availability: Nov-2021

Software Availability: Dec-2020

Compiler Version Notes

```
=====
C          | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
          | 644.nab_s(base)
-----
```

```
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

```
=====
C          | 644.nab_s(peak)
-----
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

```
=====
C          | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
          | 644.nab_s(base)
-----
```

```
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

```
=====
C          | 644.nab_s(peak)
-----
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

```
=====
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
-----
```

```
Intel(R) C++ Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(2.20 GHz, Intel Xeon Gold 6330N)

SPECspeed®2017_fp_base = 165

SPECspeed®2017_fp_peak = 166

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jan-2022

Hardware Availability: Nov-2021

Software Availability: Dec-2020

Compiler Version Notes (Continued)

```

=====
Fortran          | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
                  | 654.roms_s(base, peak)
=====

```

```

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
=====

```

```

=====
Fortran, C       | 621.wrf_s(base, peak) 627.cam4_s(base, peak)
                  | 628.pop2_s(base, peak)
=====

```

```

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on
Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
=====

```

Base Compiler Invocation

C benchmarks:

icc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

Base Portability Flags

```

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG

```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(2.20 GHz, Intel Xeon Gold 6330N)

SPECspeed®2017_fp_base = 165

SPECspeed®2017_fp_peak = 166

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Jan-2022
Hardware Availability: Nov-2021
Software Availability: Dec-2020

Base Portability Flags (Continued)

```
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries
```

Fortran benchmarks:

```
-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -qopenmp -nostandard-realloc-lhs
-mbranches-within-32B-boundaries -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc
```

Benchmarks using both Fortran and C:

```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Peak Compiler Invocation

C benchmarks (except as noted below):

icc

644.nab_s: icx

Fortran benchmarks:

ifort

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(2.20 GHz, Intel Xeon Gold 6330N)

SPECspeed®2017_fp_base = 165

SPECspeed®2017_fp_peak = 166

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jan-2022

Hardware Availability: Nov-2021

Software Availability: Dec-2020

Peak Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

```
ifort icc
```

Benchmarks using Fortran, C, and C++:

```
icpc icc ifort
```

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

```
619.lbm_s: basepeak = yes
```

```
638.imagick_s: basepeak = yes
```

```
644.nab_s: -m64 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math  
-flto -mfpmath=sse -funroll-loops -fiopenmp  
-DSPEC_OPENMP -qopt-mem-layout-trans=4  
-fimf-accuracy-bits=14:sqrt  
-mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Fortran benchmarks:

```
603.bwaves_s: basepeak = yes
```

```
649.fotonik3d_s: -m64 -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)  
-DSPEC_SUPPRESS_OPENMP -DSPEC_OPENMP -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -qopenmp -nostandard-realloc-lhs  
-mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

```
654.roms_s: basepeak = yes
```

Benchmarks using both Fortran and C:

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(2.20 GHz, Intel Xeon Gold 6330N)

SPECspeed®2017_fp_base = 165

SPECspeed®2017_fp_peak = 166

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Jan-2022

Hardware Availability: Nov-2021

Software Availability: Dec-2020

Peak Optimization Flags (Continued)

621.wrf_s: basepeak = yes

627.cam4_s: basepeak = yes

628.pop2_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.0-ICX-revE.html>

http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.0-ICX-revE.xml>

http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2022-01-30 12:29:08-0500.

Report generated on 2022-02-15 16:25:01 by CPU2017 PDF formatter v6442.

Originally published on 2022-02-15.