



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021



### Hardware

CPU Name: AMD EPYC 7352  
 Max MHz: 3200  
 Nominal: 2300  
 Enabled: 48 cores, 2 chips  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 512 KB I+D on chip per core  
 L3: 128 MB I+D on chip per chip,  
 16 MB shared / 3 cores  
 Other: None  
 Memory: 2 TB (16 x 128 GB 4Rx4 PC4-3200V-L)  
 Storage: 1 x 960 GB M.2 SSD SATA  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP3 (x86\_64)  
 kernel version  
 5.3.18-57-default  
 Compiler: C/C++/Fortran: Version 3.0.0 of AOCC  
 Parallel: Yes  
 Firmware: Version 4.2.1c released Aug-2021  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc: jemalloc memory allocator library v5.1.0  
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	48	377	4.70	<b><u>378</u></b>	<b><u>4.70</u></b>	381	4.66	48	377	4.70	<b><u>378</u></b>	<b><u>4.70</u></b>	381	4.66
602.gcc_s	48	463	8.60	456	8.74	<b><u>462</u></b>	<b><u>8.63</u></b>	48	463	8.60	456	8.74	<b><u>462</u></b>	<b><u>8.63</u></b>
605.mcf_s	48	<b><u>326</u></b>	<b><u>14.5</u></b>	326	14.5	327	14.4	48	<b><u>326</u></b>	<b><u>14.5</u></b>	326	14.5	327	14.4
620.omnetpp_s	48	385	4.23	<b><u>379</u></b>	<b><u>4.30</u></b>	379	4.31	48	385	4.23	<b><u>379</u></b>	<b><u>4.30</u></b>	379	4.31
623.xalancbmk_s	48	<b><u>142</u></b>	<b><u>9.96</u></b>	142	9.97	145	9.79	1	142	9.95	<b><u>142</u></b>	<b><u>10.0</u></b>	141	10.0
625.x264_s	48	<b><u>136</u></b>	<b><u>13.0</u></b>	136	13.0	136	12.9	1	<b><u>136</u></b>	<b><u>13.0</u></b>	136	13.0	138	12.8
631.deepsjeng_s	48	<b><u>304</u></b>	<b><u>4.71</u></b>	304	4.71	305	4.71	1	303	4.72	<b><u>303</u></b>	<b><u>4.72</u></b>	303	4.72
641.leela_s	48	412	4.14	411	4.15	<b><u>411</u></b>	<b><u>4.15</u></b>	1	411	4.15	<b><u>411</u></b>	<b><u>4.15</u></b>	411	4.15
648.exchange2_s	48	176	16.7	177	16.7	<b><u>176</u></b>	<b><u>16.7</u></b>	1	175	16.8	175	16.8	<b><u>175</u></b>	<b><u>16.8</u></b>
657.xz_s	48	315	19.6	<b><u>314</u></b>	<b><u>19.7</u></b>	312	19.8	48	314	19.7	311	19.9	<b><u>313</u></b>	<b><u>19.7</u></b>

SPECspeed®2017\_int\_base = **8.55**

SPECspeed®2017\_int\_peak = **8.56**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

The AMD64 AOCC Compiler Suite is available at <http://developer.amd.com/amd-aocc/>

## Submit Notes

The config file option 'submit' was used.  
'numactl' was used to bind copies to the cores.  
See the configuration file for details.

## Operating System Notes

'ulimit -s unlimited' was used to set environment stack size  
'ulimit -l 2097152' was used to set environment locked pages in memory limit

```
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
```

Set dirty\_ratio=8 to limit dirty cache to 8% of memory  
Set swappiness=1 to swap only if necessary  
Set zone\_reclaim\_mode=1 to free local node memory and avoid remote memory  
sync then drop\_caches=3 to reset caches before invoking runcpu  
ASLR is disabled to reduce run-to-run issues.

dirty\_ratio, swappiness, zone\_reclaim\_mode, drop\_caches and ASLR were all set using privileged echo (e.g. echo 1 > /proc/sys/vm/swappiness).

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Operating System Notes (Continued)

Transparent huge pages set to 'always' for this run (OS default)

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

GOMP\_CPU\_AFFINITY = "0-47"

LD\_LIBRARY\_PATH =

"/home/cpu2017/amd\_speed\_aocc300\_milan\_B\_lib/64;/home/cpu2017/amd\_speed\_aocc300\_milan\_B\_lib/32:"

MALLOC\_CONF = "retain:true"

OMP\_DYNAMIC = "false"

OMP\_SCHEDULE = "static"

OMP\_STACKSIZE = "16G"

OMP\_THREAD\_LIMIT = "48"

Environment variables set by runcpu during the 623.xalanbmk\_s peak run:

GOMP\_CPU\_AFFINITY = "0"

Environment variables set by runcpu during the 625.x264\_s peak run:

GOMP\_CPU\_AFFINITY = "0"

Environment variables set by runcpu during the 631.deepsjeng\_s peak run:

GOMP\_CPU\_AFFINITY = "0"

Environment variables set by runcpu during the 641.leela\_s peak run:

GOMP\_CPU\_AFFINITY = "0"

Environment variables set by runcpu during the 648.exchange2\_s peak run:

GOMP\_CPU\_AFFINITY = "0"

Environment variables set by runcpu during the 657.xz\_s peak run:

GOMP\_CPU\_AFFINITY = "0-47"

## General Notes

Binaries were compiled on a system with 2x AMD EPYC 7742 CPU + 1TiB Memory using openSUSE 15.2

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc: configured and built with GCC v4.8.2 in RHEL 7.4 (No options specified)

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2021  
**Hardware Availability:** Jun-2021  
**Software Availability:** Jun-2021

### General Notes (Continued)

jemalloc 5.1.0 is available here:  
<https://github.com/jemalloc/jemalloc/releases/download/5.1.0/jemalloc-5.1.0.tar.bz2>

### Platform Notes

#### BIOS Configuration

```
SMT Mode set to Disabled
NUMA nodes per socket set to NPS1
ACPI SRAT L3 Cache As NUMA Domain set to Enabled
DRAM Scrub Time set to Disabled
Determinism Slider set to Power
L1 Stream HW Prefetcher set to Enabled
APBDIS set to 1
```

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
running on localhost Mon Oct 11 00:16:36 2021
```

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

#### From /proc/cpuinfo

```
model name : AMD EPYC 7352 24-Core Processor
 2 "physical id"s (chips)
48 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 24
siblings  : 24
physical 0: cores 0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30
physical 1: cores 0 1 2 4 5 6 8 9 10 12 13 14 16 17 18 20 21 22 24 25 26 28 29 30
```

#### From lscpu from util-linux 2.36.2:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
Address sizes: 43 bits physical, 48 bits virtual
CPU(s): 48
On-line CPU(s) list: 0-47
Thread(s) per core: 1
Core(s) per socket: 24
Socket(s): 2
NUMA node(s): 16
Vendor ID: AuthenticAMD
CPU family: 23
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

### Platform Notes (Continued)

```

Model: 49
Model name: AMD EPYC 7352 24-Core Processor
Stepping: 0
Frequency boost: enabled
CPU MHz: 3173.709
CPU max MHz: 2300.0000
CPU min MHz: 1500.0000
BogoMIPS: 4591.69
Virtualization: AMD-V
L1d cache: 1.5 MiB
L1i cache: 1.5 MiB
L2 cache: 24 MiB
L3 cache: 256 MiB
NUMA node0 CPU(s): 0-2
NUMA node1 CPU(s): 3-5
NUMA node2 CPU(s): 6-8
NUMA node3 CPU(s): 9-11
NUMA node4 CPU(s): 12-14
NUMA node5 CPU(s): 15-17
NUMA node6 CPU(s): 18-20
NUMA node7 CPU(s): 21-23
NUMA node8 CPU(s): 24-26
NUMA node9 CPU(s): 27-29
NUMA node10 CPU(s): 30-32
NUMA node11 CPU(s): 33-35
NUMA node12 CPU(s): 36-38
NUMA node13 CPU(s): 39-41
NUMA node14 CPU(s): 42-44
NUMA node15 CPU(s): 45-47
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf: Not affected
Vulnerability Mds: Not affected
Vulnerability Meltdown: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1: Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Full AMD retpoline, IBPB conditional, IBRS_FW, STIBP disabled, RSB filling
Vulnerability Srbds: Not affected
Vulnerability Tsx async abort: Not affected
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm constant_tsc rep_good nopl nonstop_tsc cpuid extd_apicid aperfmperf pni pclmulqdq monitor ssse3 fma cx16 sse4_1 sse4_2 movbe popcnt aes xsave avx f16c rdrand lahf_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs skinit wdt tce topoext perfctr_core perfctr_nb bpext

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

### Platform Notes (Continued)

```
perfctr_llc mwaitx cpb cat_l3 cdp_l3 hw_pstate sme ssbd mba sev ibrs ibpb stibp
vmncall sev_es fsgsbase bmil avx2 smep bmi2 cqm rdt_a rdseed adx smap clflushopt
clwb sha_ni xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local clzero irperf xsaveerptr wbnoinvd arat npt lbrv svm_lock nrip_save
tsc_scale vmcb_clean flushbyasid decodeassists pausefilter pfthreshold avic
v_vmsave_vmload vgif umip rdpid overflow_recov succor smca
```

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	32K	1.5M	8	Data	1	64	1	64
L1i	32K	1.5M	8	Instruction	1	64	1	64
L2	512K	24M	8	Unified	2	1024	1	64
L3	16M	256M	16	Unified	3	16384	1	64

```
/proc/cpuinfo cache data
cache size : 512 KB
```

From numactl --hardware

WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 16 nodes (0-15)

```
node 0 cpus: 0 1 2
node 0 size: 128840 MB
node 0 free: 128681 MB
node 1 cpus: 3 4 5
node 1 size: 129022 MB
node 1 free: 128950 MB
node 2 cpus: 6 7 8
node 2 size: 129022 MB
node 2 free: 128902 MB
node 3 cpus: 9 10 11
node 3 size: 129022 MB
node 3 free: 128861 MB
node 4 cpus: 12 13 14
node 4 size: 129022 MB
node 4 free: 128913 MB
node 5 cpus: 15 16 17
node 5 size: 129022 MB
node 5 free: 128951 MB
node 6 cpus: 18 19 20
node 6 size: 129022 MB
node 6 free: 128953 MB
node 7 cpus: 21 22 23
node 7 size: 116913 MB
node 7 free: 116808 MB
node 8 cpus: 24 25 26
node 8 size: 129022 MB
node 8 free: 128955 MB
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

### Platform Notes (Continued)

```

node 9 cpus: 27 28 29
node 9 size: 129022 MB
node 9 free: 128962 MB
node 10 cpus: 30 31 32
node 10 size: 128988 MB
node 10 free: 128908 MB
node 11 cpus: 33 34 35
node 11 size: 129022 MB
node 11 free: 128957 MB
node 12 cpus: 36 37 38
node 12 size: 129022 MB
node 12 free: 128961 MB
node 13 cpus: 39 40 41
node 13 size: 129022 MB
node 13 free: 128913 MB
node 14 cpus: 42 43 44
node 14 size: 129022 MB
node 14 free: 128964 MB
node 15 cpus: 45 46 47
node 15 size: 129019 MB
node 15 free: 128908 MB
node distances:
node  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
 0:  10 11 11 11 11 11 11 11 32 32 32 32 32 32 32 32
 1:  11 10 11 11 11 11 11 11 32 32 32 32 32 32 32 32
 2:  11 11 10 11 11 11 11 11 32 32 32 32 32 32 32 32
 3:  11 11 11 10 11 11 11 11 32 32 32 32 32 32 32 32
 4:  11 11 11 11 10 11 11 11 32 32 32 32 32 32 32 32
 5:  11 11 11 11 11 10 11 11 32 32 32 32 32 32 32 32
 6:  11 11 11 11 11 11 10 11 32 32 32 32 32 32 32 32
 7:  11 11 11 11 11 11 11 10 32 32 32 32 32 32 32 32
 8:  32 32 32 32 32 32 32 32 10 11 11 11 11 11 11 11
 9:  32 32 32 32 32 32 32 32 11 10 11 11 11 11 11 11
10:  32 32 32 32 32 32 32 32 11 11 10 11 11 11 11 11
11:  32 32 32 32 32 32 32 32 11 11 11 10 11 11 11 11
12:  32 32 32 32 32 32 32 32 11 11 11 11 10 11 11 11
13:  32 32 32 32 32 32 32 32 11 11 11 11 11 10 11 11
14:  32 32 32 32 32 32 32 32 11 11 11 11 11 11 10 11
15:  32 32 32 32 32 32 32 32 11 11 11 11 11 11 11 10

```

```

From /proc/meminfo
MemTotal:      2101285052 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

```

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
performance

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2021  
**Hardware Availability:** Jun-2021  
**Software Availability:** Jun-2021

### Platform Notes (Continued)

```

From /etc/*release* /etc/*version*
os-release:
  NAME="SLES"
  VERSION="15-SP3"
  VERSION_ID="15.3"
  PRETTY_NAME="SUSE Linux Enterprise Server 15 SP3"
  ID="sles"
  ID_LIKE="suse"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:15:sp3"

uname -a:
  Linux localhost 5.3.18-57-default #1 SMP Wed Apr 28 10:54:41 UTC 2021 (ba3c2e9) x86_64
  x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):           Not affected
CVE-2018-3620 (L1 Terminal Fault):       Not affected
Microarchitectural Data Sampling:       Not affected
CVE-2017-5754 (Meltdown):               Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store
                                           Bypass disabled via prctl and
                                           seccomp
CVE-2017-5753 (Spectre variant 1):       Mitigation: usercopy/swapgs
                                           barriers and __user pointer
                                           sanitization
CVE-2017-5715 (Spectre variant 2):       Mitigation: Full AMD retpoline,
                                           IBPB: conditional, IBRS_FW, STIBP:
                                           disabled, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort): Not affected

run-level 3 Oct 11 00:08

SPEC is set to: /home/cpu2017
  Filesystem      Type  Size  Used Avail Use% Mounted on
  /dev/sdd3       xfs   881G  11G  870G   2% /

From /sys/devices/virtual/dmi/id
Vendor:           Cisco Systems Inc
Product:          UCSC-C245-M6SX
Serial:           WZP25130VQ2

Additional information from dmidecode 3.2 follows.  WARNING: Use caution when you
interpret this section. The 'dmidecode' program reads system data which is "intended to

```

(Continued on next page)





# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2021  
**Hardware Availability:** Jun-2021  
**Software Availability:** Jun-2021

### Platform Notes (Continued)

allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

16x 0xCE00 M386AAG40AM3-CWE 128 GB 4 rank 3200

BIOS:

BIOS Vendor: Cisco Systems Inc  
BIOS Version: C245M6.4.2.1c.0.0806211349  
BIOS Date: 08/06/2021  
BIOS Revision: 5.14

(End of data from sysinfo program)

### Compiler Version Notes

```
=====  
C      | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base,  
      | peak) 625.x264_s(base, peak) 657.xz_s(base, peak)  
-----
```

AMD clang version 12.0.0 (CLANG: AOCC\_3.0.0-Build#78 2020\_12\_10) (based on LLVM Mirror.Version.12.0.0)

Target: x86\_64-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin  
-----

```
=====  
C++    | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak)  
      | 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)  
-----
```

AMD clang version 12.0.0 (CLANG: AOCC\_3.0.0-Build#78 2020\_12\_10) (based on LLVM Mirror.Version.12.0.0)

Target: x86\_64-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin  
-----

```
=====  
Fortran | 648.exchange2_s(base, peak)  
-----
```

AMD clang version 12.0.0 (CLANG: AOCC\_3.0.0-Build#78 2020\_12\_10) (based on LLVM Mirror.Version.12.0.0)

Target: x86\_64-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin  
-----



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Base Compiler Invocation

C benchmarks:

clang

C++ benchmarks:

clang++

Fortran benchmarks:

flang

## Base Portability Flags

```

600.perlbench_s: -DSPEC_LINUX_X64 -DSPEC_LP64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LINUX -DSPEC_LP64
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

```

## Base Optimization Flags

C benchmarks:

```

-m64 -mno-adx -mno-sse4a -Wl,-allow-multiple-definition
-Wl,-mllvm -Wl,-enable-licm-vrp -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -march=znver3
-fveclib=AMDLIBM -ffast-math -flto -fstruct-layout=5
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-fremap-arrays -mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3 -z muldefs
-DSPEC_OPENMP -fopenmp -fopenmp=libomp -lomp -lamdlibm -ljemalloc
-lflang -lflangrti

```

C++ benchmarks:

```

-m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-do-block-reorder=aggressive
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Jun-2021

Software Availability: Jun-2021

## Base Optimization Flags (Continued)

C++ benchmarks (continued):

```
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -march=znver3
-fveclib=AMDLIBM -ffast-math -flto -mllvm -enable-partial-unswitch
-mllvm -unroll-threshold=100 -finline-aggressive
-flv-function-specialization -mllvm -loop-unswitch-threshold=200000
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -extra-vectorizer-passes -mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -convert-pow-exp-to-int=false
-z muldefs -mllvm -do-block-reorder=aggressive
-fvirtual-function-elimination -fvisibility=hidden -DSPEC_OPENMP
-fopenmp -fopenmp=libomp -lomp -lamdlibm -ljemalloc -lflang
-lflangrti
```

Fortran benchmarks:

```
-m64 -mno-adx -mno-sse4a -Wl,-mllvm -Wl,-inline-recursion=4
-Wl,-mllvm -Wl,-lsr-in-nested-loop -Wl,-mllvm -Wl,-enable-iv-split
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -march=znver3
-fveclib=AMDLIBM -ffast-math -flto -z muldefs
-mllvm -unroll-aggressive -mllvm -unroll-threshold=150 -DSPEC_OPENMP
-fopenmp -fopenmp=libomp -lomp -lamdlibm -ljemalloc -lflang
-lflangrti
```

## Base Other Flags

C benchmarks:

-Wno-unused-command-line-argument -Wno-return-type

C++ benchmarks:

-Wno-unused-command-line-argument -Wno-return-type

Fortran benchmarks:

-Wno-return-type

## Peak Compiler Invocation

C benchmarks:

clang

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Peak Compiler Invocation (Continued)

C++ benchmarks:

clang++

Fortran benchmarks:

flang

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

600.perlbench\_s: basepeak = yes

602.gcc\_s: basepeak = yes

605.mcf\_s: basepeak = yes

```
625.x264_s: -m64 -mno-adx -mno-sse4a -Wl,-allow-multiple-definition
-Wl,-mllvm -Wl,-enable-licm-vrp
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -ffast-math -flto
-fstruct-layout=5 -mllvm -unroll-threshold=50
-fremap-arrays -flv-function-specialization
-mllvm -inline-threshold=1000 -mllvm -enable-gvn-hoist
-mllvm -global-vectorize-slp=true
-mllvm -function-specialize -mllvm -enable-licm-vrp
-mllvm -reduce-array-computations=3 -DSPEC_OPENMP -fopenmp
-fopenmp=libomp -lomp -lamdlibm -ljemalloc -lflang
```

657.xz\_s: Same as 625.x264\_s

C++ benchmarks:

620.omnetpp\_s: basepeak = yes

```
623.xalancbmk_s: -m64 -std=c++98 -mno-adx -mno-sse4a
-Wl,-mllvm -Wl,-do-block-reorder=aggressive
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed®2017\_int\_base = 8.55

SPECspeed®2017\_int\_peak = 8.56

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

## Peak Optimization Flags (Continued)

623.xalancbmk\_s (continued):

```

-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -ffast-math -flto
-finline-aggressive -mllvm -unroll-threshold=100
-flv-function-specialization -mllvm -enable-licm-vrp
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true
-mllvm -do-block-reorder=aggressive
-fvirtual-function-elimination -fvisibility=hidden
-DSPEC_OPENMP -fopenmp -fopenmp=libomp -lomp -lamdlibm
-ljemalloc -lflang

```

631.deepsjeng\_s: Same as 623.xalancbmk\_s

641.leela\_s: Same as 623.xalancbmk\_s

Fortran benchmarks:

```

-m64 -mno-adx -mno-sse4a -Wl,-mllvm -Wl,-inline-recursion=4
-Wl,-mllvm -Wl,-lsr-in-nested-loop -Wl,-mllvm -Wl,-enable-iv-split
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -march=znver3
-fveclib=AMDLIBM -ffast-math -flto -mllvm -unroll-aggressive
-mllvm -unroll-threshold=150 -DSPEC_OPENMP -fopenmp -fopenmp=libomp
-lomp -lamdlibm -ljemalloc -lflang

```

## Peak Other Flags

C benchmarks:

-Wno-unused-command-line-argument -Wno-return-type

C++ benchmarks:

-Wno-unused-command-line-argument -Wno-return-type

Fortran benchmarks:

-Wno-return-type

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/aocc300-flags-B2.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revC.html>



# SPEC CPU<sup>®</sup>2017 Integer Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C245 M6 (AMD EPYC 7352 24-Core, Processor)

SPECspeed<sup>®</sup>2017\_int\_base = 8.55

SPECspeed<sup>®</sup>2017\_int\_peak = 8.56

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Jun-2021

**Software Availability:** Jun-2021

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/aocc300-flags-B2.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revC.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU<sup>®</sup>2017 v1.1.8 on 2021-10-11 03:16:36-0400.

Report generated on 2021-10-28 11:34:45 by CPU2017 PDF formatter v6442.

Originally published on 2021-10-26.