



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation


**Tyrone Systems**  
 (Test Sponsor: Netweb Pte Ltd)  
 Tyrone Camarero DS400TOG-424RT2  
 (2.10 GHz, Intel Xeon Gold 5218R)

SPECspeed®2017\_fp\_base = 120

SPECspeed®2017\_fp\_peak = 123

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Tyrone Systems

**Test Date:** Feb-2021  
**Hardware Availability:** Aug-2020  
**Software Availability:** Jun-2020



### Hardware

CPU Name: Intel Xeon Gold 5218R  
 Max MHz: 4000  
 Nominal: 2100  
 Enabled: 40 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 (chip)s  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 27.5 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R, running at 2666)  
 Storage: 1 x 480 GB SATA SSD  
 Other: None

### Software

OS: CentOS Linux release 8.2.2004 (Core) 4.18.0-193.el8.x86\_64  
 Compiler: C/C++: Version 19.1.1.217 of Intel C/C++ Compiler for Linux Build 20200306; Fortran: Version 19.1.1.217 of Intel Fortran Compiler for Linux Build 20200306;  
 Parallel: Yes  
 Firmware: Version 3.3 released Feb-2020  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DS400TOG-424RT2  
(2.10 GHz, Intel Xeon Gold 5218R)

SPECSpeed®2017\_fp\_base = 120

SPECSpeed®2017\_fp\_peak = 123

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Feb-2021

Hardware Availability: Aug-2020

Software Availability: Jun-2020

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	40	124	476	<b><u>124</u></b>	<b><u>478</u></b>	123	481	40	<b><u>124</u></b>	<b><u>477</u></b>	124	476	123	478
607.cactuBSSN_s	40	<b><u>113</u></b>	<b><u>148</u></b>	112	149	117	143	40	<b><u>113</u></b>	<b><u>148</u></b>	112	149	117	143
619.lbm_s	40	67.2	77.9	60.2	87.0	<b><u>63.5</u></b>	<b><u>82.4</u></b>	40	67.2	77.9	60.2	87.0	<b><u>63.5</u></b>	<b><u>82.4</u></b>
621.wrf_s	40	117	113	<b><u>116</u></b>	<b><u>114</u></b>	116	114	40	109	121	<b><u>109</u></b>	<b><u>121</u></b>	109	122
627.cam4_s	40	<b><u>96.4</u></b>	<b><u>92.0</u></b>	96.5	91.8	96.3	92.1	40	<b><u>96.4</u></b>	<b><u>92.0</u></b>	96.5	91.8	96.3	92.1
628.pop2_s	40	<b><u>183</u></b>	<b><u>65.0</u></b>	185	64.3	182	65.2	40	<b><u>183</u></b>	<b><u>65.0</u></b>	185	64.3	182	65.2
638.imagick_s	40	<b><u>168</u></b>	<b><u>85.7</u></b>	168	85.7	168	85.8	40	<b><u>168</u></b>	<b><u>85.7</u></b>	168	85.7	168	85.8
644.nab_s	40	<b><u>81.1</u></b>	<b><u>215</u></b>	81.1	216	81.1	215	80	71.8	243	71.4	245	<b><u>71.6</u></b>	<b><u>244</u></b>
649.fotonik3d_s	40	117	78.0	<b><u>117</u></b>	<b><u>78.0</u></b>	116	78.3	40	120	75.9	<b><u>118</u></b>	<b><u>77.5</u></b>	117	78.1
654.roms_s	40	<b><u>139</u></b>	<b><u>113</u></b>	140	112	139	114	40	<b><u>139</u></b>	<b><u>113</u></b>	140	112	139	114

SPECSpeed®2017\_fp\_base = **120**

SPECSpeed®2017\_fp\_peak = **123**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
KMP_AFFINITY = "granularity=fine,compact,1,0"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOCONF = "retain:true"
OMP_STACKSIZE = "192M"
```

## General Notes

Binaries compiled on a system with 2x Intel Cascade Lake CPU 4214R + 384GB RAM memory using Centos 8.2 x86\_64  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches  
runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>  
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero DS400TOG-424RT2**  
(2.10 GHz, Intel Xeon Gold 5218R)

SPECspeed®2017\_fp\_base = 120

SPECspeed®2017\_fp\_peak = 123

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Feb-2021

**Hardware Availability:** Aug-2020

**Software Availability:** Jun-2020

## General Notes (Continued)

jemalloc, a general purpose malloc implementation  
built with the Centos 8.2 x86\_64, and the system compiler gcc 4.8.5  
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS Settings:

Power Technology = Custom

Power Performance Tuning = BIOS Controls EPB

ENERGY\_PERF\_BIAS\_CFG mode = Maximum Performance

SNC = Enable

Stale AtoS = Disable

IMC Interleaving = 1-way Interleave

Patrol Scrub = Disable

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6538 of 2020-09-24 e8664e66d2d7080afeaa89d4b38e2f1c

running on localhost.localdomain Mon Feb 1 01:36:41 2021

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz

2 "physical id"s (chips)

80 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 20

siblings : 40

physical 0: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

physical 1: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 80

On-line CPU(s) list: 0-79

Thread(s) per core: 2

Core(s) per socket: 20

Socket(s): 2

NUMA node(s): 4

Vendor ID: GenuineIntel

CPU family: 6

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero DS400TOG-424RT2**  
(2.10 GHz, Intel Xeon Gold 5218R)

**SPECspeed®2017\_fp\_base = 120**

**SPECspeed®2017\_fp\_peak = 123**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Feb-2021

**Hardware Availability:** Aug-2020

**Software Availability:** Jun-2020

## Platform Notes (Continued)

```

Model: 85
Model name: Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz
Stepping: 7
CPU MHz: 3060.018
CPU max MHz: 4000.0000
CPU min MHz: 800.0000
BogoMIPS: 4200.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 28160K
NUMA node0 CPU(s): 0-2,5,6,10-12,15,16,40-42,45,46,50-52,55,56
NUMA node1 CPU(s): 3,4,7-9,13,14,17-19,43,44,47-49,53,54,57-59
NUMA node2 CPU(s): 20-22,25,26,30-32,35,36,60-62,65,66,70-72,75,76
NUMA node3 CPU(s): 23,24,27-29,33,34,37-39,63,64,67-69,73,74,77-79
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpelt rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_lld
arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 28160 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 5 6 10 11 12 15 16 40 41 42 45 46 50 51 52 55 56
node 0 size: 95353 MB
node 0 free: 80860 MB
node 1 cpus: 3 4 7 8 9 13 14 17 18 19 43 44 47 48 49 53 54 57 58 59
node 1 size: 96763 MB
node 1 free: 77485 MB
node 2 cpus: 20 21 22 25 26 30 31 32 35 36 60 61 62 65 66 70 71 72 75 76
node 2 size: 96735 MB
node 2 free: 84107 MB
node 3 cpus: 23 24 27 28 29 33 34 37 38 39 63 64 67 68 69 73 74 77 78 79
node 3 size: 96762 MB
node 3 free: 83542 MB

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
**Tyrone Camarero DS400TOG-424RT2**  
(2.10 GHz, Intel Xeon Gold 5218R)

SPECspeed®2017\_fp\_base = 120

SPECspeed®2017\_fp\_peak = 123

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Tyrone Systems

**Test Date:** Feb-2021  
**Hardware Availability:** Aug-2020  
**Software Availability:** Jun-2020

## Platform Notes (Continued)

```
node distances:
node   0   1   2   3
  0:  10  11  21  21
  1:  11  10  21  21
  2:  21  21  10  11
  3:  21  21  11  10
```

```
From /proc/meminfo
MemTotal:          394870504 kB
HugePages_Total:      0
Hugepagesize:       2048 kB
```

```
/sbin/tuned-adm active
Current active profile: throughput-performance
```

```
/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
performance
```

```
From /etc/*release* /etc/*version*
centos-release: CentOS Linux release 8.2.2004 (Core)
centos-release-upstream: Derived from Red Hat Enterprise Linux 8.2 (Source)
os-release:
NAME="CentOS Linux"
VERSION="8 (Core)"
ID="centos"
ID_LIKE="rhel fedora"
VERSION_ID="8"
PLATFORM_ID="platform:el8"
PRETTY_NAME="CentOS Linux 8 (Core)"
ANSI_COLOR="0;31"
redhat-release: CentOS Linux release 8.2.2004 (Core)
system-release: CentOS Linux release 8.2.2004 (Core)
system-release-cpe: cpe:/o:centos:centos:8
```

```
uname -a:
Linux localhost.localdomain 4.18.0-193.el8.x86_64 #1 SMP Fri May 8 10:59:10 UTC 2020
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):	KVM: Vulnerable
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
**Tyrone Camarero DS400TOG-424RT2**  
(2.10 GHz, Intel Xeon Gold 5218R)

**SPECspeed®2017\_fp\_base = 120**  
**SPECspeed®2017\_fp\_peak = 123**

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Tyrone Systems

**Test Date:** Feb-2021  
**Hardware Availability:** Aug-2020  
**Software Availability:** Jun-2020

## Platform Notes (Continued)

CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):	No status reported
CVE-2019-11135 (TSX Asynchronous Abort):	Mitigation: Clear CPU buffers; SMT vulnerable

run-level 3 Jan 30 11:29

```

SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/mapper/cl-home xfs   392G  144G  248G  37% /home

```

```

From /sys/devices/virtual/dmi/id
Vendor:          Tyrone Systems
Product:         Tyrone Camarero DS400TOG-424RT2
Product Family: SMC X11
Serial:         A309085X0907231

```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```

Memory:
  12x NO DIMM NO DIMM
  12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2666

```

```

BIOS:
  BIOS Vendor:      American Megatrends Inc.
  BIOS Version:     3.3
  BIOS Date:        02/21/2020
  BIOS Revision:    5.14

```

(End of data from sysinfo program)

## Compiler Version Notes

```

=====
C          | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
          | 644.nab_s(base, peak)
-----

```

```

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
**Tyrone Camarero DS400TOG-424RT2**  
(2.10 GHz, Intel Xeon Gold 5218R)

**SPECspeed®2017\_fp\_base = 120**  
**SPECspeed®2017\_fp\_peak = 123**

**CPU2017 License:** 006042  
**Test Sponsor:** Netweb Pte Ltd  
**Tested by:** Tyrone Systems

**Test Date:** Feb-2021  
**Hardware Availability:** Aug-2020  
**Software Availability:** Jun-2020

## Compiler Version Notes (Continued)

=====  
C++, C, Fortran | 607.cactuBSSN\_s(base, peak)  
=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Fortran | 603.bwaves\_s(base, peak) 649.fotonik3d\_s(base, peak)  
| 654.roms\_s(base, peak)  
=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====  
Fortran, C | 621.wrf\_s(base, peak) 627.cam4\_s(base, peak)  
| 628.pop2\_s(base, peak)  
=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:  
icc

Fortran benchmarks:  
ifort

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero DS400TOG-424RT2**  
(2.10 GHz, Intel Xeon Gold 5218R)

SPECspeed®2017\_fp\_base = 120

SPECspeed®2017\_fp\_peak = 123

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Feb-2021

**Hardware Availability:** Aug-2020

**Software Availability:** Jun-2020

## Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

```
ifort icc
```

Benchmarks using Fortran, C, and C++:

```
icpc icc ifort
```

## Base Portability Flags

```
603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries
```

Fortran benchmarks:

```
-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -qopenmp -nostandard-realloc-lhs
-mbranches-within-32B-boundaries -L/usr/local/je5.0.1-64/lib -ljemalloc
```

Benchmarks using both Fortran and C:

```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
```

(Continued on next page)





# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero DS400TOG-424RT2**  
(2.10 GHz, Intel Xeon Gold 5218R)

SPECspeed®2017\_fp\_base = 120

SPECspeed®2017\_fp\_peak = 123

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Feb-2021

**Hardware Availability:** Aug-2020

**Software Availability:** Jun-2020

## Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):

-DSPEC\_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs  
-L/usr/local/je5.0.1-64/lib -ljemalloc

## Peak Compiler Invocation

C benchmarks:

icc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

619.lbm\_s: basepeak = yes

638.imagick\_s: basepeak = yes

644.nab\_s: -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -qopenmp -DSPEC\_OPENMP  
-mbranches-within-32B-boundaries  
-L/usr/local/je5.0.1-64/lib -ljemalloc

Fortran benchmarks:

603.bwaves\_s: -m64 -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)  
-DSPEC\_SUPPRESS\_OPENMP -DSPEC\_OPENMP -ipo -xCORE-AVX512

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

**Tyrone Systems**

(Test Sponsor: Netweb Pte Ltd)

**Tyrone Camarero DS400TOG-424RT2**  
(2.10 GHz, Intel Xeon Gold 5218R)

**SPECspeed®2017\_fp\_base = 120**

**SPECspeed®2017\_fp\_peak = 123**

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Tyrone Systems

**Test Date:** Feb-2021

**Hardware Availability:** Aug-2020

**Software Availability:** Jun-2020

## Peak Optimization Flags (Continued)

603.bwaves\_s (continued):

```
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -qopenmp -nostandard-realloc-lhs
-mbranches-within-32B-boundaries
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

649.fotonik3d\_s: Same as 603.bwaves\_s

654.roms\_s: basepeak = yes

Benchmarks using both Fortran and C:

```
621.wrf_s: -m64 -std=c11 -Wl,-z,muldefs -prof-gen(pass 1)
-prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

627.cam4\_s: basepeak = yes

628.pop2\_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactuBSSN\_s: basepeak = yes

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.html)

<http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revB.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml)

<http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revB.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.5 on 2021-01-31 15:06:41-0500.

Report generated on 2021-03-16 15:25:37 by CPU2017 PDF formatter v6255.

Originally published on 2021-03-16.