



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55


Test Date: May-2020

Test Sponsor: Dell Inc.

Hardware Availability: Feb-2020

Tested by: Dell Inc.

Software Availability: Apr-2020



### Hardware

CPU Name: Intel Xeon Gold 5218R  
 Max MHz: 4000  
 Nominal: 2100  
 Enabled: 40 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 27.5 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R, running at 2666)  
 Storage: 1 x 1.92 TB SATA SSD  
 Other: None

### Software

OS: Red Hat Enterprise Linux 8.1  
 kernel 4.18.0-147.8.1.el8\_1.x86\_64  
 Compiler: C/C++: Version 19.1.1.217 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 19.1.1.217 of Intel Fortran Compiler for Linux  
 Parallel: No  
 Firmware: Version 2.7.7 released May-2020  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: None  
 jemalloc memory allocator V5.0.1  
 Power Management: BIOS set to prefer performance at the cost of additional power usage.



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55  
Test Sponsor: Dell Inc.  
Tested by: Dell Inc.

Test Date: May-2020  
Hardware Availability: Feb-2020  
Software Availability: Apr-2020

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	80	<b><u>1760</u></b>	<b><u>456</u></b>	1760	456			40	863	465	<b><u>864</u></b>	<b><u>464</u></b>		
507.cactuBSSN_r	80	<b><u>402</u></b>	<b><u>252</u></b>	401	253			80	<b><u>402</u></b>	<b><u>252</u></b>	401	253		
508.namd_r	80	461	165	<b><u>462</u></b>	<b><u>164</u></b>			80	461	165	<b><u>462</u></b>	<b><u>164</u></b>		
510.parest_r	80	<b><u>2009</u></b>	<b><u>104</u></b>	2004	104			40	818	128	<b><u>820</u></b>	<b><u>128</u></b>		
511.povray_r	80	<b><u>784</u></b>	<b><u>238</u></b>	781	239			80	668	280	<b><u>671</u></b>	<b><u>278</u></b>		
519.lbm_r	80	<b><u>767</u></b>	<b><u>110</u></b>	766	110			80	<b><u>767</u></b>	<b><u>110</u></b>	766	110		
521.wrf_r	80	914	196	<b><u>922</u></b>	<b><u>194</u></b>			40	404	222	<b><u>404</u></b>	<b><u>222</u></b>		
526.blender_r	80	<b><u>577</u></b>	<b><u>211</u></b>	575	212			80	<b><u>577</u></b>	<b><u>211</u></b>	575	212		
527.cam4_r	80	643	218	<b><u>644</u></b>	<b><u>217</u></b>			80	643	218	<b><u>644</u></b>	<b><u>217</u></b>		
538.imagick_r	80	349	570	<b><u>350</u></b>	<b><u>568</u></b>			80	349	570	<b><u>350</u></b>	<b><u>568</u></b>		
544.nab_r	80	434	311	<b><u>434</u></b>	<b><u>310</u></b>			80	434	311	<b><u>434</u></b>	<b><u>310</u></b>		
549.fotonik3d_r	80	2044	153	<b><u>2044</u></b>	<b><u>153</u></b>			80	2044	153	<b><u>2044</u></b>	<b><u>153</u></b>		
554.roms_r	80	1502	84.7	<b><u>1503</u></b>	<b><u>84.6</u></b>			40	<b><u>610</u></b>	<b><u>104</u></b>	609	104		

SPECrate®2017\_fp\_base = 204

SPECrate®2017\_fp\_peak = 215

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler. The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux  
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"  
MALLOCONF = "retain:true"



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## General Notes

Binaries compiled on a system with 1x Intel Core i9-9900K CPU + 64GB RAM memory using Redhat Enterprise Linux 8.0

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

jemalloc, a general purpose malloc implementation built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5 sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS settings:

- Sub NUMA Cluster enabled
- Virtualization Technology disabled
- System Profile set to Custom
- CPU Performance set to Maximum Performance
- C States set to Autonomous
- C1E disabled
- Uncore Frequency set to Dynamic
- Energy Efficiency Policy set to Performance
- Memory Patrol Scrub disabled
- Logical Processor enabled
- CPU Interconnect Bus Link Power Management disabled
- PCI ASPM L1 Link Power Management disabled
- UPI Prefetch enabled
- LLC Prefetch disabled
- Dead Line LLC Alloc enabled
- Directory AtoS disabled

Sysinfo program /home/cpu2017/bin/sysinfo  
 Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011  
 running on poweredge-sut-rhel8-1 Thu Jul 23 10:39:09 2020

SUT (System Under Test) info as seen by some common utilities.  
 For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## Platform Notes (Continued)

From /proc/cpuinfo

```

model name : Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz
 2 "physical id"s (chips)
 80 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 20
siblings  : 40
physical 0: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
physical 1: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

```

From lscpu:

```

Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:             Little Endian
CPU(s):                 80
On-line CPU(s) list:   0-79
Thread(s) per core:    2
Core(s) per socket:    20
Socket(s):              2
NUMA node(s):          2
Vendor ID:              GenuineIntel
CPU family:             6
Model:                  85
Model name:             Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz
Stepping:               7
CPU MHz:                1646.615
CPU max MHz:           4000.0000
CPU min MHz:           800.0000
BogoMIPS:               4200.00
Virtualization:        VT-x
L1d cache:              32K
L1i cache:              32K
L2 cache:               1024K
L3 cache:               28160K
NUMA node0 CPU(s):     0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,56,58,60,62,64,66,68,70,72,74,76,78
NUMA node1 CPU(s):     1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39,41,43,45,47,49,51,53,55,57,59,61,63,65,67,69,71,73,75,77,79
Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## Platform Notes (Continued)

```

invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_lld
arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 28160 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
52 54 56 58 60 62 64 66 68 70 72 74 76 78
node 0 size: 192070 MB
node 0 free: 191240 MB
node 1 cpus: 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51
53 55 57 59 61 63 65 67 69 71 73 75 77 79
node 1 size: 193502 MB
node 1 free: 191648 MB
node distances:
node  0  1
  0:  10  21
  1:  21  10

```

```

From /proc/meminfo
MemTotal:          394826356 kB
HugePages_Total:      0
Hugepagesize:       2048 kB

```

```

From /etc/*release* /etc/*version*
os-release:
NAME="Red Hat Enterprise Linux"
VERSION="8.1 (Ootpa)"
ID="rhel"
ID_LIKE="fedora"
VERSION_ID="8.1"
PLATFORM_ID="platform:el8"
PRETTY_NAME="Red Hat Enterprise Linux 8.1 (Ootpa)"
ANSI_COLOR="0;31"
redhat-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
system-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
system-release-cpe: cpe:/o:redhat:enterprise_linux:8.1:ga

```

```

uname -a:
Linux poweredge-sut-rhel8-1 4.18.0-147.8.1.el8_1.x86_64 #1 SMP Wed Feb 26 03:08:15 UTC

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## Platform Notes (Continued)

2020 x86\_64 x86\_64 x86\_64 GNU/Linux

Kernel self-reported vulnerability status:

itlb_multihit:	Processor vulnerable
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swaps barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
tsx_async_abort:	Mitigation: Clear CPU buffers; SMT vulnerable

run-level 3 Jul 23 04:22 last=5

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/mapper/rhel-home	xfs	1.5T	20G	1.4T	2%	/home

```

From /sys/devices/virtual/dmi/id
BIOS: Dell Inc. 2.7.7 05/05/2020
Vendor: Dell Inc.
Product: PowerEdge T640
Product Family: PowerEdge
Serial: 1234567

```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```

Memory:
14x 002C069D002C 18ASF2G72PDZ-2G9E1 16 GB 2 rank 2933
5x 00AD00B300AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933
1x 00AD063200AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933
4x 00AD069D00AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933

```

(End of data from sysinfo program)

## Compiler Version Notes

```

=====
C          | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
          | 544.nab_r(base, peak)

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55  
Test Sponsor: Dell Inc.  
Tested by: Dell Inc.

Test Date: May-2020  
Hardware Availability: Feb-2020  
Software Availability: Apr-2020

## Compiler Version Notes (Continued)

-----  
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)  
-----

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)  
-----

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C++, C | 511.povray\_r(peak)  
-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C++, C | 511.povray\_r(base) 526.blender\_r(base, peak)  
-----

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55  
Test Sponsor: Dell Inc.  
Tested by: Dell Inc.

Test Date: May-2020  
Hardware Availability: Feb-2020  
Software Availability: Apr-2020

## Compiler Version Notes (Continued)

=====  
C++, C | 511.povray\_r(peak)  
-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C++, C, Fortran | 507.cactuBSSN\_r(base, peak)  
-----

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
554.roms\_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
Fortran, C | 521.wrf\_r(base) 527.cam4\_r(base, peak)  
-----

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.1.1.217 Build 20200306  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1  
NextGen Build 20200304  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
Fortran, C | 521.wrf\_r(peak)  
-----

(Continued on next page)





# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55

Test Date: May-2020

Test Sponsor: Dell Inc.

Hardware Availability: Feb-2020

Tested by: Dell Inc.

Software Availability: Apr-2020

## Compiler Version Notes (Continued)

```
-----
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

```
=====
Fortran, C      | 521.wrf_r(base) 527.cam4_r(base, peak)
-----
```

```
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
  NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

```
=====
Fortran, C      | 521.wrf_r(peak)
-----
```

```
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

## Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## Base Compiler Invocation (Continued)

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64  
 507.cactuBSSN\_r: -DSPEC\_LP64  
 508.namd\_r: -DSPEC\_LP64  
 510.parest\_r: -DSPEC\_LP64  
 511.povray\_r: -DSPEC\_LP64  
 519.lbm\_r: -DSPEC\_LP64  
 521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
 526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char  
 527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG  
 538.imagick\_r: -DSPEC\_LP64  
 544.nab\_r: -DSPEC\_LP64  
 549.fotonik3d\_r: -DSPEC\_LP64  
 554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-m64 -qnextgen -std=c11  
 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
 -fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse  
 -funroll-loops -qopt-mem-layout-trans=4  
 -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

C++ benchmarks:

-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries  
 -Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto  
 -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
 -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Fortran benchmarks:

-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
 -fuse-ld=gold -xCORE-AVX2 -O3 -ipo -no-prec-div -qopt-prefetch  
 -ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles  
 -qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## Base Optimization Flags (Continued)

Fortran benchmarks (continued):

```
-auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using both Fortran and C:

```
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using both C and C++:

```
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

## Peak Compiler Invocation

C benchmarks:

```
icc
```

C++ benchmarks:

```
icpc
```

Fortran benchmarks:

```
ifort
```

Benchmarks using both Fortran and C:

```
ifort icc
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## Peak Compiler Invocation (Continued)

Benchmarks using both C and C++:

```
icpc icc
```

Benchmarks using Fortran, C, and C++:

```
icpc icc ifort
```

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
519.lbm_r: basepeak = yes
```

```
538.imagick_r: basepeak = yes
```

```
544.nab_r: basepeak = yes
```

C++ benchmarks:

```
508.namd_r: basepeak = yes
```

```
510.parest_r: -m64 -qnextgen
```

```
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries
```

```
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX2 -Ofast
```

```
-ffast-math -flto -mfpmath=sse -funroll-loops
```

```
-qopt-mem-layout-trans=4 -L/usr/local/jemalloc64-5.0.1/lib
```

```
-ljemalloc
```

Fortran benchmarks:

```
503.bwaves_r: -m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
```

```
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX2 -O3 -ipo
```

```
-no-prec-div -qopt-prefetch -ffinite-math-only
```

```
-qopt-multiple-gather-scatter-by-shuffles
```

```
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs
```

```
-align array32byte -auto -mbranches-within-32B-boundaries
```

```
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017\_fp\_base = 204

PowerEdge T640 (Intel Xeon Gold 5218R, 2.10 GHz)

SPECrate®2017\_fp\_peak = 215

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

## Peak Optimization Flags (Continued)

549.fotonik3d\_r: basepeak = yes

554.roms\_r: Same as 503.bwaves\_r

Benchmarks using both Fortran and C:

```
521.wrf_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

527.cam4\_r: basepeak = yes

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

526.blender\_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

507.cactuBSSN\_r: basepeak = yes

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic19.1ul-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic19.1ul-official-linux64_revA.html)  
<http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-revE12.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic19.1ul-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic19.1ul-official-linux64_revA.xml)  
<http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-revE12.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2020-07-23 11:39:09-0400.  
Report generated on 2020-08-18 14:43:01 by CPU2017 PDF formatter v6255.  
Originally published on 2020-08-18.