



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238L, 2.10GHz)

SPECspeed®2017\_fp\_base = 189

SPECspeed®2017\_fp\_peak = Not Run

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2019

Hardware Availability: Apr-2019

Software Availability: May-2019



### Hardware

CPU Name: Intel Xeon Gold 6238L  
 Max MHz: 3700  
 Nominal: 2100  
 Enabled: 88 cores, 4 chips  
 Orderable: 2,4 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 30.25 MB I+D on chip per chip  
 Other: None  
 Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2933V-R)  
 Storage: 1 x 1.9 TB SSD SAS  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 (x86\_64) 4.12.14-23-default  
 Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux  
 Parallel: Yes  
 Firmware: Version 4.0.3 released Mar-2019  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: Not Applicable  
 Other: None  
 Power Management: default



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238L, 2.10GHz)

SPECspeed®2017\_fp\_base = 189

SPECspeed®2017\_fp\_peak = Not Run

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: Oct-2019  
Hardware Availability: Apr-2019  
Software Availability: May-2019

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	88	<b>61.2</b>	<b>965</b>	61.2	964	61.1	966							
607.cactuBSSN_s	88	77.1	216	76.7	217	<b>77.1</b>	<b>216</b>							
619.lbm_s	88	<b>38.6</b>	<b>136</b>	38.5	136	42.4	123							
621.wrf_s	88	<b>99.4</b>	<b>133</b>	99.9	132	99.3	133							
627.cam4_s	88	59.1	150	<b>59.2</b>	<b>150</b>	59.3	149							
628.pop2_s	88	<b>246</b>	<b>48.2</b>	237	50.1	247	48.1							
638.imagick_s	88	<b>69.0</b>	<b>209</b>	69.3	208	69.0	209							
644.nab_s	88	46.3	377	<b>46.3</b>	<b>377</b>	46.2	378							
649.fotonik3d_s	88	87.8	104	<b>88.0</b>	<b>104</b>	89.3	102							
654.roms_s	88	59.8	263	60.4	261	<b>60.3</b>	<b>261</b>							

SPECspeed®2017\_fp\_base = 189

SPECspeed®2017\_fp\_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
KMP\_AFFINITY = "granularity=fine,compact"  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64"  
OMP\_STACKSIZE = "192M"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches  
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238L, 2.10GHz)

SPECspeed®2017\_fp\_base = 189

SPECspeed®2017\_fp\_peak = Not Run

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2019

**Hardware Availability:** Apr-2019

**Software Availability:** May-2019

## Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Disabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Disabled

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011

running on linux-9yc8 Sun Oct 27 07:01:21 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6238L CPU @ 2.10GHz

4 "physical id"s (chips)

88 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 22

siblings : 22

physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28

physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28

physical 2: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28

physical 3: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 88

On-line CPU(s) list: 0-87

Thread(s) per core: 1

Core(s) per socket: 22

Socket(s): 4

NUMA node(s): 4

Vendor ID: GenuineIntel

CPU family: 6

Model: 85

Model name: Intel(R) Xeon(R) Gold 6238L CPU @ 2.10GHz

Stepping: 7

CPU MHz: 2100.000

CPU max MHz: 3700.0000

CPU min MHz: 1000.0000

BogoMIPS: 4200.00

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238L, 2.10GHz)

SPECspeed®2017\_fp\_base = 189

SPECspeed®2017\_fp\_peak = Not Run

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** May-2019

### Platform Notes (Continued)

```

Virtualization:      VT-x
L1d cache:          32K
L1i cache:          32K
L2 cache:           1024K
L3 cache:           30976K
NUMA node0 CPU(s):  0-21
NUMA node1 CPU(s):  22-43
NUMA node2 CPU(s):  44-65
NUMA node3 CPU(s):  66-87
Flags:              fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cdp_l3 invpcid_single mba tpr_shadow vnmi flexpriority ept vpid fsgsbase
tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a avx512f avx512dq
rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec
xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local ibpb ibrs stibp
dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnmi
arch_capabilities ssbd

```

```

/proc/cpuinfo cache data
cache size : 30976 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
node 0 size: 385596 MB
node 0 free: 385338 MB
node 1 cpus: 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43
node 1 size: 387057 MB
node 1 free: 385848 MB
node 2 cpus: 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65
node 2 size: 387057 MB
node 2 free: 383706 MB
node 3 cpus: 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87
node 3 size: 387054 MB
node 3 free: 386780 MB
node distances:
node  0  1  2  3
 0:  10  21  21  21
 1:  21  10  21  21
 2:  21  21  10  21
 3:  21  21  21  10

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238L, 2.10GHz)

SPECspeed®2017\_fp\_base = 189

SPECspeed®2017\_fp\_peak = Not Run

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** May-2019

### Platform Notes (Continued)

From /proc/meminfo

MemTotal: 1583888748 kB  
HugePages\_Total: 0  
Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*

os-release:  
NAME="SLES"  
VERSION="15"  
VERSION\_ID="15"  
PRETTY\_NAME="SUSE Linux Enterprise Server 15"  
ID="sles"  
ID\_LIKE="suse"  
ANSI\_COLOR="0;32"  
CPE\_NAME="cpe:/o:suse:sles:15"

uname -a:

Linux linux-9yc8 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)  
x86\_64 x86\_64 x86\_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): No status reported  
Microarchitectural Data Sampling: No status reported  
CVE-2017-5754 (Meltdown): Not affected  
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp  
CVE-2017-5753 (Spectre variant 1): Mitigation: \_\_user pointer sanitization  
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS\_FW

run-level 3 Oct 27 04:02

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda1	xfs	280G	44G	237G	16%	/

From /sys/devices/virtual/dmi/id

BIOS: Cisco Systems, Inc. C480M5.4.0.3.32.0301190121 03/01/2019  
Vendor: Cisco  
Product: UCSC-C480-M5  
Serial: FCH2238W00E

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238L, 2.10GHz)

SPECspeed®2017\_fp\_base = 189

SPECspeed®2017\_fp\_peak = Not Run

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** May-2019

### Platform Notes (Continued)

Memory:

48x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)

### Compiler Version Notes

=====  
C | 619.lbm\_s(base) 638.imagick\_s(base) 644.nab\_s(base)  
=====

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
=====

=====  
C++, C, Fortran | 607.cactuBSSN\_s(base)  
=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
=====

=====  
Fortran | 603.bwaves\_s(base) 649.fotonik3d\_s(base) 654.roms\_s(base)  
=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
=====

=====  
Fortran, C | 621.wrf\_s(base) 627.cam4\_s(base) 628.pop2\_s(base)  
=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238L, 2.10GHz)

SPECspeed®2017\_fp\_base = 189

SPECspeed®2017\_fp\_peak = Not Run

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

## Compiler Version Notes (Continued)

-----

## Base Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Base Portability Flags

```
603.bwaves_s: -DSPEC_LP64
```

```
607.cactuBSSN_s: -DSPEC_LP64
```

```
619.lbm_s: -DSPEC_LP64
```

```
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
```

```
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
```

```
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
```

```
-assume byterecl
```

```
638.imagick_s: -DSPEC_LP64
```

```
644.nab_s: -DSPEC_LP64
```

```
649.fotonik3d_s: -DSPEC_LP64
```

```
654.roms_s: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
```

```
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
```

Fortran benchmarks:

```
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
```

```
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
```

```
-nostandard-realloc-lhs
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238L, 2.10GHz)

SPECspeed®2017\_fp\_base = 189

SPECspeed®2017\_fp\_peak = Not Run

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2019

**Hardware Availability:** Apr-2019

**Software Availability:** May-2019

## Base Optimization Flags (Continued)

Benchmarks using both Fortran and C:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2019-10-27 10:01:20-0400.

Report generated on 2019-12-17 17:45:47 by CPU2017 PDF formatter v6255.

Originally published on 2019-12-17.