



# SPEC® CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Lenovo Global Technology

ThinkSystem SR850  
(2.50 GHz, Intel Xeon Gold 5215)

SPECrate2017\_fp\_base = 247

SPECrate2017\_fp\_peak = Not Run

CPU2017 License: 9017


Test Sponsor: Lenovo Global Technology

Tested by: Lenovo Global Technology

Test Date: May-2019

Hardware Availability: Apr-2019

Software Availability: Dec-2018



### Hardware

CPU Name: Intel Xeon Gold 5215  
 Max MHz.: 3400  
 Nominal: 2500  
 Enabled: 40 cores, 4 chips  
 Orderable: 2,4 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 13.75 MB I+D on chip per chip  
 Other: None  
 Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)  
 Storage: 800 GB tmpfs  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP4 (x86\_64)  
 Kernel 4.12.14-94.41-default  
 Compiler: C/C++: Version 19.0.1.144 of Intel C/C++  
 Compiler Build 20181018 for Linux;  
 Fortran: Version 19.0.1.144 of Intel Fortran  
 Compiler Build 20181018 for Linux  
 Parallel: No  
 Firmware: Lenovo BIOS Version TEE135T 2.10 released Mar-2019  
 File System: tmpfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: Not Applicable  
 Other: None



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Lenovo Global Technology

SPECrate2017\_fp\_base = 247

ThinkSystem SR850  
(2.50 GHz, Intel Xeon Gold 5215)

SPECrate2017\_fp\_peak = Not Run

CPU2017 License: 9017

Test Date: May-2019

Test Sponsor: Lenovo Global Technology

Hardware Availability: Apr-2019

Tested by: Lenovo Global Technology

Software Availability: Dec-2018

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	40	<b>545</b>	<b>737</b>	546	735	545	737							
507.cactuBSSN_r	40	<b>300</b>	<b>169</b>	299	169	306	165							
508.namd_r	40	226	168	<b>226</b>	<b>168</b>	230	165							
510.parest_r	40	636	164	640	164	<b>638</b>	<b>164</b>							
511.povray_r	40	368	254	371	252	<b>369</b>	<b>253</b>							
519.lbm_r	40	<b>232</b>	<b>182</b>	231	182	232	182							
521.wrf_r	40	<b>317</b>	<b>283</b>	318	281	317	283							
526.blender_r	40	303	201	303	201	<b>303</b>	<b>201</b>							
527.cam4_r	40	314	223	<b>314</b>	<b>223</b>	313	223							
538.imagick_r	40	201	494	192	517	<b>198</b>	<b>502</b>							
544.nab_r	40	217	311	<b>217</b>	<b>311</b>	217	311							
549.fotonik3d_r	40	612	255	611	255	<b>611</b>	<b>255</b>							
554.roms_r	40	<b>402</b>	<b>158</b>	401	159	404	157							

SPECrate2017\_fp\_base = 247

SPECrate2017\_fp\_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
Tmpfs filesystem can be set with:
mount -t tmpfs -o size=800g tmpfs /home
Process tuning setting:
echo 50000 > /proc/sys/kernel/sched_cfs_bandwidth_slice_us
echo 240000000 > /proc/sys/kernel/sched_latency_ns
echo 5000000 > /proc/sys/kernel/sched_migration_cost_ns
echo 100000000 > /proc/sys/kernel/sched_min_granularity_ns
echo 150000000 > /proc/sys/kernel/sched_wakeup_granularity_ns
```

## General Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017-1.0.5-ic19.0u1/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Lenovo Global Technology**

SPECrate2017\_fp\_base = 247

ThinkSystem SR850  
(2.50 GHz, Intel Xeon Gold 5215)

SPECrate2017\_fp\_peak = Not Run

**CPU2017 License:** 9017

**Test Date:** May-2019

**Test Sponsor:** Lenovo Global Technology

**Hardware Availability:** Apr-2019

**Tested by:** Lenovo Global Technology

**Software Availability:** Dec-2018

## General Notes (Continued)

memory using Redhat Enterprise Linux 7.5  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches  
runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2018-3640 (Spectre variant 3a) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2018-3639 (Spectre variant 4) is mitigated in the system as tested and documented.

## Platform Notes

BIOS configuration:  
Choose Operating Mode set to Maximum Performance  
Choose Operating Mode set to Custom Mode  
C-states set to Legacy  
Hyper-Threading set to Disable  
Sysinfo program /home/cpu2017-1.0.5-ic19.0u1/bin/sysinfo  
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9  
running on linux-hxhl Fri May 10 17:13:21 2019

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) Gold 5215 CPU @ 2.50GHz  
4 "physical id"s (chips)  
40 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores : 10  
siblings : 10  
physical 0: cores 0 1 2 3 4 8 9 10 11 12  
physical 1: cores 0 1 2 3 4 8 9 10 11 12  
physical 2: cores 0 1 2 3 4 8 9 10 11 12  
physical 3: cores 0 1 2 3 4 8 9 10 11 12

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Lenovo Global Technology

SPECrate2017\_fp\_base = 247

ThinkSystem SR850  
(2.50 GHz, Intel Xeon Gold 5215)

SPECrate2017\_fp\_peak = Not Run

CPU2017 License: 9017

Test Date: May-2019

Test Sponsor: Lenovo Global Technology

Hardware Availability: Apr-2019

Tested by: Lenovo Global Technology

Software Availability: Dec-2018

### Platform Notes (Continued)

From lscpu:

```

Architecture:          x86_64
CPU op-mode(s):       32-bit, 64-bit
Byte Order:           Little Endian
CPU(s):               40
On-line CPU(s) list:  0-39
Thread(s) per core:   1
Core(s) per socket:   10
Socket(s):            4
NUMA node(s):        4
Vendor ID:            GenuineIntel
CPU family:           6
Model:                85
Model name:           Intel(R) Xeon(R) Gold 5215 CPU @ 2.50GHz
Stepping:             6
CPU MHz:              2500.000
CPU max MHz:          3400.0000
CPU min MHz:          1000.0000
BogoMIPS:             5000.00
Virtualization:      VT-x
L1d cache:            32K
L1i cache:            32K
L2 cache:             1024K
L3 cache:             14080K
NUMA node0 CPU(s):   0-9
NUMA node1 CPU(s):   10-19
NUMA node2 CPU(s):   20-29
NUMA node3 CPU(s):   30-39

```

```

Flags:                fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
invpcid_single ssbd mba ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a avx512f
avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
dtherm ida arat pln pts pku ospke avx512_vnni flush_lld arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 14080 KB

```

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.

```

```

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9

```

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Lenovo Global Technology

SPECrate2017\_fp\_base = 247

ThinkSystem SR850  
(2.50 GHz, Intel Xeon Gold 5215)

SPECrate2017\_fp\_peak = Not Run

CPU2017 License: 9017

Test Date: May-2019

Test Sponsor: Lenovo Global Technology

Hardware Availability: Apr-2019

Tested by: Lenovo Global Technology

Software Availability: Dec-2018

### Platform Notes (Continued)

```

node 0 size: 386668 MB
node 0 free: 382899 MB
node 1 cpus: 10 11 12 13 14 15 16 17 18 19
node 1 size: 387030 MB
node 1 free: 386760 MB
node 2 cpus: 20 21 22 23 24 25 26 27 28 29
node 2 size: 387059 MB
node 2 free: 377446 MB
node 3 cpus: 30 31 32 33 34 35 36 37 38 39
node 3 size: 387056 MB
node 3 free: 386822 MB
node distances:
node  0  1  2  3
  0:  10  21  21  31
  1:  21  10  31  21
  2:  21  31  10  21
  3:  31  21  21  10

```

From /proc/meminfo

```

MemTotal:      1584962872 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

From /etc/\*release\* /etc/\*version\*

```

SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 4
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP4"
  VERSION_ID="12.4"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP4"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp4"

```

uname -a:

```

Linux linux-hxhl 4.12.14-94.41-default #1 SMP Wed Oct 31 12:25:04 UTC 2018 (3090901)
x86_64 x86_64 x86_64 GNU/Linux

```

Kernel self-reported vulnerability status:

```

CVE-2017-5754 (Meltdown):          Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization

```

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Lenovo Global Technology**

SPECrate2017\_fp\_base = 247

ThinkSystem SR850  
(2.50 GHz, Intel Xeon Gold 5215)

SPECrate2017\_fp\_peak = Not Run

CPU2017 License: 9017

Test Date: May-2019

Test Sponsor: Lenovo Global Technology

Hardware Availability: Apr-2019

Tested by: Lenovo Global Technology

Software Availability: Dec-2018

## Platform Notes (Continued)

CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS\_FW

run-level 3 May 10 16:54

SPEC is set to: /home/cpu2017-1.0.5-ic19.0u1

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
tmpfs	tmpfs	800G	8.3G	792G	2%	/home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Lenovo -[TEE135T-2.10]- 03/21/2019

Memory:

48x Samsung M393A4K40BB2-CTD 32 GB 2 rank 2666

(End of data from sysinfo program)

## Compiler Version Notes

=====  
CC 519.lbm\_r(base) 538.imagick\_r(base) 544.nab\_r(base)  
-----

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

=====  
CXXC 508.namd\_r(base) 510.parest\_r(base)  
-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

=====  
CC 511.povray\_r(base) 526.blender\_r(base)  
-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Lenovo Global Technology**

SPECrate2017\_fp\_base = 247

ThinkSystem SR850  
(2.50 GHz, Intel Xeon Gold 5215)

SPECrate2017\_fp\_peak = Not Run

CPU2017 License: 9017

Test Date: May-2019

Test Sponsor: Lenovo Global Technology

Hardware Availability: Apr-2019

Tested by: Lenovo Global Technology

Software Availability: Dec-2018

## Compiler Version Notes (Continued)

FC 507.cactuBSSN\_r(base)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

FC 503.bwaves\_r(base) 549.fotonik3d\_r(base) 554.roms\_r(base)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

CC 521.wrf\_r(base) 527.cam4\_r(base)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.1.144 Build 20181018  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

(Continued on next page)



# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Lenovo Global Technology

SPECrate2017\_fp\_base = 247

ThinkSystem SR850  
(2.50 GHz, Intel Xeon Gold 5215)

SPECrate2017\_fp\_peak = Not Run

CPU2017 License: 9017

Test Date: May-2019

Test Sponsor: Lenovo Global Technology

Hardware Availability: Apr-2019

Tested by: Lenovo Global Technology

Software Availability: Dec-2018

## Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64  
507.cactuBSSN_r: -DSPEC_LP64  
508.namd_r: -DSPEC_LP64  
510.parest_r: -DSPEC_LP64  
511.povray_r: -DSPEC_LP64  
519.lbm_r: -DSPEC_LP64  
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian  
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char  
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG  
538.imagick_r: -DSPEC_LP64  
544.nab_r: -DSPEC_LP64  
549.fotonik3d_r: -DSPEC_LP64  
554.roms_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4
```

C++ benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4
```

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
```

(Continued on next page)





# SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Lenovo Global Technology**

SPECrate2017\_fp\_base = 247

ThinkSystem SR850  
(2.50 GHz, Intel Xeon Gold 5215)

SPECrate2017\_fp\_peak = Not Run

**CPU2017 License:** 9017

**Test Date:** May-2019

**Test Sponsor:** Lenovo Global Technology

**Hardware Availability:** Apr-2019

**Tested by:** Lenovo Global Technology

**Software Availability:** Dec-2018

## Base Optimization Flags (Continued)

Benchmarks using both Fortran and C (continued):

```
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2019-04-02.html>

<http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-A.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2019-04-02.xml>

<http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-A.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.5 on 2019-05-10 05:13:20-0400.

Report generated on 2019-05-29 15:50:29 by CPU2017 PDF formatter v6067.

Originally published on 2019-05-29.