



SPEC® CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate2017_int_base = 88.8

Cisco UCS C125 (AMD EPYC 7261),

SPECrate2017_int_peak = 96.0

CPU2017 License: 9019


Test Date: Sep-2018

Test Sponsor: Cisco Systems

Hardware Availability: Jul-2018

Tested by: Cisco Systems

Software Availability: Aug-2018



Hardware

CPU Name: AMD EPYC 7261
 Max MHz.: 2900
 Nominal: 2500
 Enabled: 16 cores, 2 chips, 2 threads/core
 Orderable: 1,2 chip
 Cache L1: 64 KB I + 32 KB D on chip per core
 L2: 512 KB I+D on chip per core
 L3: 64 MB I+D on chip per chip
 Other: None
 Memory: 1 TB (16 x 64 GB 4Rx4 PC4-2667V-R, running at 2400)
 Storage: 600 GB SAS HDD, 15K RPM
 Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP3 x86_64 kernel 4.4.143-94.47-default
 Compiler: C/C++: Version 1.0.0 of AOCC
 Fortran: Version 4.8.2 of GCC
 Parallel: No
 Firmware: Cisco Systems, Inc. BIOS Version C125.4.0.0.15.0504180159 released May-2018
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other: jemalloc general purpose malloc implementation v4.5.0



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate2017_int_base = 88.8

Cisco UCS C125 (AMD EPYC 7261),

SPECrate2017_int_peak = 96.0

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2018
Hardware Availability: Jul-2018
Software Availability: Aug-2018

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	32	796	64.0	<u>797</u>	<u>64.0</u>	797	63.9	32	774	65.8	<u>775</u>	<u>65.7</u>	777	65.6
502.gcc_r	32	<u>471</u>	<u>96.3</u>	470	96.5	471	96.2	32	426	106	428	106	<u>426</u>	<u>106</u>
505.mcf_r	32	<u>469</u>	<u>110</u>	469	110	471	110	32	<u>445</u>	<u>116</u>	446	116	445	116
520.omnetpp_r	32	679	61.8	680	61.8	<u>680</u>	<u>61.8</u>	32	641	65.5	<u>637</u>	<u>65.9</u>	636	66.1
523.xalancbmk_r	32	369	91.5	369	91.7	<u>369</u>	<u>91.6</u>	32	292	116	305	111	<u>295</u>	<u>115</u>
525.x264_r	32	345	162	<u>345</u>	<u>162</u>	345	163	32	296	190	<u>296</u>	<u>189</u>	296	189
531.deepsjeng_r	32	449	81.7	<u>449</u>	<u>81.7</u>	434	84.5	32	449	81.6	448	81.9	<u>449</u>	<u>81.8</u>
541.leela_r	32	759	69.8	<u>759</u>	<u>69.8</u>	760	69.7	32	733	72.3	<u>732</u>	<u>72.4</u>	731	72.5
548.exchange2_r	32	533	157	<u>536</u>	<u>157</u>	536	156	32	530	158	<u>530</u>	<u>158</u>	533	157
557.xz_r	32	<u>634</u>	<u>54.5</u>	634	54.5	635	54.4	32	<u>563</u>	<u>61.3</u>	563	61.4	565	61.2

SPECrate2017_int_base = 88.8

SPECrate2017_int_peak = 96.0

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.
'numactl' was used to bind copies to the cores.
See the configuration file for details.

Operating System Notes

'ulimit -s unlimited' was used to set environment stack size
'ulimit -l 2097152' was used to set environment locked pages in memory limit

runspec command invoked through numactl i.e.:
numactl --interleave=all runspec <etc>

Set dirty_ratio=8 to limit dirty cache to 8% of memory
Set swappiness=1 to swap only if necessary
Set zone_reclaim_mode=1 to free local node memory and avoid remote memory
sync then drop_caches=3 to reset caches before invoking runcpu

dirty_ratio, swappiness, zone_reclaim_mode and drop_caches were
all set using privileged echo (e.g. echo 1 > /proc/sys/vm/swappiness).

Transparent huge pages were enabled for this run (OS default)

Huge pages were not configured for this run.



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate2017_int_base = 88.8

Cisco UCS C125 (AMD EPYC 7261,

SPECrate2017_int_peak = 96.0

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2018

Hardware Availability: Jul-2018

Software Availability: Aug-2018

General Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = "/opt/cpu2017/amd1704-rate-libs-revC/64;/opt/cpu2017/amd1704-rate-libs-revC/32:"  
MALLOCONF = "lg_chunk:26"
```

The AMD64 AOCC Compiler Suite is available at
<http://developer.amd.com/amd-aocc/>

Binaries were compiled on a system with 2x AMD EPYC 7601 CPU + 512GB Memory using RHEL 7.4

jemalloc, a general purpose malloc implementation, was obtained at
<https://github.com/jemalloc/jemalloc/releases/download/4.5.0/jemalloc-4.5.0.tar.bz2>
jemalloc was built with GCC v4.8.5 in RHEL v7.2 under default conditions.
jemalloc uses environment variable MALLOCONF with values narenas and lg_chunk:
narenas: sets the maximum number of arenas to use for automatic multiplexing
of threads and arenas.
lg_chunk: set the virtual memory chunk size (log base 2). For example,
lg_chunk:21 sets the default chunk size to 2²¹ = 2MiB.

The AOCC Gold Linker plugin was installed and used for the link stage.

The AOCC Fortran Plugin version 1.0 was used to leverage AOCC optimizers
with gfortran. It is available here:
<http://developer.amd.com/amd-aocc/>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:

Performance Determinism set to Power Deterministic
Sysinfo program /opt/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux-7bdx Mon Oct 15 00:00:33 2018

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo  
model name : AMD EPYC 7261 8-Core Processor  
2 "physical id"s (chips)  
32 "processors"
```

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate2017_int_base = 88.8

Cisco UCS C125 (AMD EPYC 7261,

SPECrate2017_int_peak = 96.0

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2018
Hardware Availability: Jul-2018
Software Availability: Aug-2018

Platform Notes (Continued)

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 8
siblings  : 16
physical 0: cores 0 4 8 12 16 20 24 28
physical 1: cores 0 4 8 12 16 20 24 28
```

From lscpu:

```
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                32
On-line CPU(s) list:   0-31
Thread(s) per core:    2
Core(s) per socket:    8
Socket(s):             2
NUMA node(s):         8
Vendor ID:             AuthenticAMD
CPU family:            23
Model:                1
Model name:            AMD EPYC 7261 8-Core Processor
Stepping:              2
CPU MHz:               2500.000
CPU max MHz:           2500.0000
CPU min MHz:           1200.0000
BogoMIPS:              4990.52
Virtualization:        AMD-V
L1d cache:             32K
L1i cache:             64K
L2 cache:              512K
L3 cache:              8192K
NUMA node0 CPU(s):    0,1,16,17
NUMA node1 CPU(s):    2,3,18,19
NUMA node2 CPU(s):    4,5,20,21
NUMA node3 CPU(s):    6,7,22,23
NUMA node4 CPU(s):    8,9,24,25
NUMA node5 CPU(s):    10,11,26,27
NUMA node6 CPU(s):    12,13,28,29
NUMA node7 CPU(s):    14,15,30,31
```

```
Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm
constant_tsc rep_good nopl nonstop_tsc extd_apicid amd_dcm aperfmperf eagerfpu pni
pclmulqdq monitor ssse3 fma cx16 sse4_1 sse4_2 movbe popcnt aes xsave avx f16c
rdrand lahf_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch
osvw skinit wdt tce topoext perfctr_core perfctr_nb bpeext perfctr_l2 mwaitx arat
hw_pstate ssbd ibpb retpoline retpoline_amd npt lbrv svm_lock nrip_save tsc_scale
vmcb_clean flushbyasid decodeassists pausefilter pfthreshold vmmcall avic fsgsbase
```

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate2017_int_base = 88.8

Cisco UCS C125 (AMD EPYC 7261),

SPECrate2017_int_peak = 96.0

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2018

Hardware Availability: Jul-2018

Software Availability: Aug-2018

Platform Notes (Continued)

bmi1 avx2 smep bmi2 rdseed adx smap clflushopt sha_ni xsaveopt xsavec xgetbv1 clzero
irperf overflow_recov succor smca

```
/proc/cpuinfo cache data
cache size : 512 KB
```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 8 nodes (0-7)

node 0 cpus: 0 1 16 17

node 0 size: 128831 MB

node 0 free: 128644 MB

node 1 cpus: 2 3 18 19

node 1 size: 129020 MB

node 1 free: 128909 MB

node 2 cpus: 4 5 20 21

node 2 size: 129020 MB

node 2 free: 128879 MB

node 3 cpus: 6 7 22 23

node 3 size: 129020 MB

node 3 free: 128917 MB

node 4 cpus: 8 9 24 25

node 4 size: 129020 MB

node 4 free: 128891 MB

node 5 cpus: 10 11 26 27

node 5 size: 129020 MB

node 5 free: 128910 MB

node 6 cpus: 12 13 28 29

node 6 size: 129020 MB

node 6 free: 128920 MB

node 7 cpus: 14 15 30 31

node 7 size: 116923 MB

node 7 free: 116826 MB

node distances:

node	0	1	2	3	4	5	6	7
0:	10	16	16	16	32	32	32	32
1:	16	10	16	16	32	32	32	32
2:	16	16	10	16	32	32	32	32
3:	16	16	16	10	32	32	32	32
4:	32	32	32	32	10	16	16	16
5:	32	32	32	32	16	10	16	16
6:	32	32	32	32	16	16	10	16
7:	32	32	32	32	16	16	16	10

From /proc/meminfo

MemTotal: 1044358108 kB

HugePages_Total: 0

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate2017_int_base = 88.8

Cisco UCS C125 (AMD EPYC 7261,

SPECrate2017_int_peak = 96.0

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2018
Hardware Availability: Jul-2018
Software Availability: Aug-2018

Platform Notes (Continued)

Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*

SuSE-release:

SUSE Linux Enterprise Server 12 (x86_64)

VERSION = 12

PATCHLEVEL = 3

This file is deprecated and will be removed in a future service pack or release.

Please check /etc/os-release for details about this release.

os-release:

NAME="SLES"

VERSION="12-SP3"

VERSION_ID="12.3"

PRETTY_NAME="SUSE Linux Enterprise Server 12 SP3"

ID="sles"

ANSI_COLOR="0;32"

CPE_NAME="cpe:/o:suse:sles:12:sp3"

uname -a:

Linux linux-7bdx 4.4.143-94.47-default #1 SMP Thu Aug 9 12:47:15 UTC 2018 (6bff971)
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Dec 31 16:02

SPEC is set to: /opt/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda3	xf	450G	20G	431G	5%	/

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C125.4.0.0.15.0504180159 05/04/2018

Memory:

16x 0xCE00 M386A8K40BM2-CTD 64 GB 4 rank 2667

(End of data from sysinfo program)

Compiler Version Notes

=====
CC 502.gcc_r(peak)

AOCC.LLVM.4.0.0.B35.2017_04_26 clang version 4.0.0 (CLANG:) (based on LLVM

AOCC.LLVM.4.0.0.B35.2017_04_26)

Target: i386-unknown-linux-gnu

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate2017_int_base = 88.8

Cisco UCS C125 (AMD EPYC 7261,

SPECrate2017_int_peak = 96.0

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2018

Hardware Availability: Jul-2018

Software Availability: Aug-2018

Compiler Version Notes (Continued)

Thread model: posix
InstalledDir: /root/work/compilers/AOCC-1.0-Compiler/bin

=====
CXXC 523.xalanbmk_r(peak)

AOCC.LLVM.4.0.0.B35.2017_04_26 clang version 4.0.0 (CLANG:) (based on LLVM
AOCC.LLVM.4.0.0.B35.2017_04_26)
Target: i386-unknown-linux-gnu
Thread model: posix
InstalledDir: /root/work/compilers/AOCC-1.0-Compiler/bin

=====
CC 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
525.x264_r(base) 557.xz_r(base, peak)

AOCC.LLVM.4.0.0.B35.2017_04_26 clang version 4.0.0 (CLANG:) (based on LLVM
AOCC.LLVM.4.0.0.B35.2017_04_26)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /root/work/compilers/AOCC-1.0-Compiler/bin

=====
CXXC 520.omnetpp_r(base, peak) 523.xalanbmk_r(base) 531.deepsjeng_r(base,
peak) 541.leela_r(base)

AOCC.LLVM.4.0.0.B35.2017_04_26 clang version 4.0.0 (CLANG:) (based on LLVM
AOCC.LLVM.4.0.0.B35.2017_04_26)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /root/work/compilers/AOCC-1.0-Compiler/bin

=====
CC 500.perlbench_r(peak) 525.x264_r(peak)

AOCC.LLVM.4.0.0.B35.2017_04_26 clang version 4.0.0 (CLANG:) (based on LLVM
AOCC.LLVM.4.0.0.B35.2017_04_26)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /root/work/compilers/AOCC-1.0-Compiler/bin

=====
(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate2017_int_base = 88.8

Cisco UCS C125 (AMD EPYC 7261,

SPECrate2017_int_peak = 96.0

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2018
Hardware Availability: Jul-2018
Software Availability: Aug-2018

Compiler Version Notes (Continued)

CXXC 541.leela_r(peak)

AOCC.LLVM.4.0.0.B35.2017_04_26 clang version 4.0.0 (CLANG:) (based on LLVM
AOCC.LLVM.4.0.0.B35.2017_04_26)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /root/work/compilers/AOCC-1.0-Compiler/bin

=====
FC 548.exchange2_r(base, peak)

GNU Fortran (GCC) 4.8.2
Copyright (C) 2013 Free Software Foundation, Inc.
GNU Fortran comes with NO WARRANTY, to the extent permitted by law.
You may redistribute copies of GNU Fortran
under the terms of the GNU General Public License.
For more information about these matters, see the file named COPYING

Base Compiler Invocation

C benchmarks:
clang

C++ benchmarks:
clang++

Fortran benchmarks:
clang gfortran

Base Portability Flags

500.perlbench_r: -DSPEC_LINUX_X64 -DSPEC_LP64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LINUX -DSPEC_LP64
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate2017_int_base = 88.8

Cisco UCS C125 (AMD EPYC 7261,

SPECrate2017_int_peak = 96.0

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2018

Hardware Availability: Jul-2018

Software Availability: Aug-2018

Base Optimization Flags

C benchmarks:

```
-flto -Wl, -plugin-opt= -merge-constant -lsr-in-nested-loop  
-disable-vect-cmp -O3 -ffast-math -march=znver1 -fstruct-layout=2  
-mllvm -unroll-threshold=100 -fremap-arrays -mno-avx2  
-inline-threshold=1000 -z muldefs -ljemalloc
```

C++ benchmarks:

```
-flto -Wl, -plugin-opt= -merge-constant -lsr-in-nested-loop  
-disable-vect-cmp -O3 -march=znver1 -mllvm -unroll-threshold=100  
-finline-aggressive -fremap-arrays -inline-threshold=1000 -z muldefs  
-ljemalloc
```

Fortran benchmarks:

```
-flto -Wl, -plugin-opt= -merge-constant -lsr-in-nested-loop  
-disable-vect-cmp -O3 -mavx -madox -funroll-loops -ffast-math  
-z muldefs -Ofast -fdefault-integer-8 -fplugin=dragonegg.so  
-fplugin-arg-dragonegg-llvm-option=" -enable-iv-split  
-inline-threshold:1000 -disable-vect-cmp" -ljemalloc -lgfortran  
-lamdlibm
```

Peak Compiler Invocation

C benchmarks:

clang

C++ benchmarks:

clang++

Fortran benchmarks:

clang gfortran

Peak Portability Flags

500.perlbench_r: -DSPEC_LINUX_X64 -DSPEC_LP64

505.mcf_r: -DSPEC_LP64

520.omnetpp_r: -DSPEC_LP64

523.xalancbmk_r: -DSPEC_LINUX

525.x264_r: -DSPEC_LP64

531.deepsjeng_r: -DSPEC_LP64

541.leela_r: -DSPEC_LP64

548.exchange2_r: -DSPEC_LP64

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate2017_int_base = 88.8

Cisco UCS C125 (AMD EPYC 7261,

SPECrate2017_int_peak = 96.0

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2018

Hardware Availability: Jul-2018

Software Availability: Aug-2018

Peak Portability Flags (Continued)

557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -flto -Wl, -plugin-opt= -merge-constant
-lsr-in-nested-loop -fprofile-instr-generate(pass 1)
-fprofile-instr-use(pass 2) -Ofast -march=znver1
-fstruct-layout=3 -mllvm -vectorize-memory-aggressively
-mno-avx2 -unroll-threshold=100 -fremap-arrays
-inline-threshold=1000 -ljemalloc
```

```
502.gcc_r: -m32 -flto -Wl, -plugin-opt= -merge-constant
-lsr-in-nested-loop -Ofast -march=znver1
-fstruct-layout=3 -mllvm -vectorize-memory-aggressively
-mno-avx2 -unroll-threshold=100 -fremap-arrays
-inline-threshold=1000 -fgnu89-inline
-D_FILE_OFFSET_BITS=64(*) -ljemalloc
```

```
505.mcf_r: -flto -Wl, -plugin-opt= -merge-constant
-lsr-in-nested-loop -Ofast -march=znver1
-fstruct-layout=3 -mllvm -vectorize-memory-aggressively
-mno-avx2 -unroll-threshold=100 -fremap-arrays
-inline-threshold=1000 -ljemalloc
```

525.x264_r: Same as 500.perlbench_r

557.xz_r: Same as 505.mcf_r

C++ benchmarks:

```
520.omnetpp_r: -flto -Wl, -plugin-opt= -merge-constant
-lsr-in-nested-loop -Ofast -march=znver1
-finline-aggressive -mllvm -unroll-threshold=100
-fremap-arrays -inline-threshold=1000 -ljemalloc
```

```
523.xalancbmk_r: -m32 -flto -Wl, -plugin-opt= -merge-constant
-lsr-in-nested-loop -Ofast -march=znver1
-finline-aggressive -mllvm -unroll-threshold=100
-fremap-arrays -inline-threshold=1000
-D_FILE_OFFSET_BITS=64(*) -ljemalloc
```

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate2017_int_base = 88.8

Cisco UCS C125 (AMD EPYC 7261,

SPECrate2017_int_peak = 96.0

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2018

Hardware Availability: Jul-2018

Software Availability: Aug-2018

Peak Optimization Flags (Continued)

531.deepsjeng_r: Same as 520.omnetpp_r

```
541.leela_r: -flto -Wl, -plugin-opt= -merge-constant
-lsr-in-nested-loop -fprofile-instr-generate(pass 1)
-fprofile-instr-use(pass 2) -Ofast -march=znver1 -mllvm
-unroll-count=8 -unroll-threshold=100 -ljemalloc
```

Fortran benchmarks:

```
-flto -Wl, -plugin-opt= -merge-constant -lsr-in-nested-loop -O3
-mavx2 -madx -funroll-loops -ffast-math -Ofast -fdefault-integer-8
-fplugin=dragonegg.so -fplugin-arg-dragonegg-llvm-option="
-enable-iv-split -inline-threshold:1000 -disable-vect-cmp" -ljemalloc
-lgfortran -lamdlibm
```

(*) Indicates an optimization flag that was found in a portability variable.

Peak Other Flags

C benchmarks:

502.gcc_r: -L/root/work/lib/jemalloc/lib32

C++ benchmarks:

523.xalancbmk_r: -L/root/work/lib/jemalloc/lib32

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/aocc100-flags-revC-I.2018-02-16.html>

<http://www.spec.org/cpu2017/flags/gcc.2018-02-16.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-V1-revA.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/aocc100-flags-revC-I.2018-02-16.xml>

<http://www.spec.org/cpu2017/flags/gcc.2018-02-16.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-V1-revA.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2018-10-15 03:00:32-0400.

Report generated on 2018-11-13 15:09:31 by CPU2017 PDF formatter v6067.

Originally published on 2018-11-13.