



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base = 300

SPECrate®2017_int_peak = 319

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2017

Hardware Availability: Sep-2017

Software Availability: Sep-2017



Hardware

CPU Name: Intel Xeon Platinum 8180
 Max MHz: 3800
 Nominal: 2500
 Enabled: 56 cores, 2 chips, 2 threads/core
 Orderable: 1,2 Chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 38.5 MB I+D on chip per chip
 Other: None
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)
 Storage: 1 x 600 GB SAS HDD, 10K RPM
 Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
 Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;
 Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux
 Parallel: No
 Firmware: Version 3.1.1a released Jun-2017
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other: jemalloc: jemalloc memory allocator library V5.0.1;
 jemalloc: configured and built at default for 32bit (i686) and 64bit (x86_64) targets
 Power Management: --



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base = 300

SPECrate®2017_int_peak = 319

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2017
Hardware Availability: Sep-2017
Software Availability: Sep-2017

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	112	711	251	<u>712</u>	<u>250</u>	721	247	112	583	306	588	303	<u>585</u>	<u>305</u>
502.gcc_r	112	667	238	643	247	<u>649</u>	<u>244</u>	112	536	296	<u>537</u>	<u>296</u>	537	295
505.mcf_r	112	527	344	<u>540</u>	<u>335</u>	543	334	112	<u>545</u>	<u>332</u>	546	332	544	333
520.omnetpp_r	112	<u>875</u>	<u>168</u>	872	169	895	164	112	935	157	936	157	<u>935</u>	<u>157</u>
523.xalancbmk_r	112	465	254	468	253	<u>467</u>	<u>253</u>	112	<u>354</u>	<u>334</u>	354	334	354	334
525.x264_r	112	<u>304</u>	<u>646</u>	301	652	305	644	112	<u>292</u>	<u>672</u>	293	670	289	678
531.deepsjeng_r	112	451	284	<u>459</u>	<u>280</u>	460	279	112	462	278	<u>462</u>	<u>278</u>	461	278
541.leela_r	112	677	274	681	272	<u>678</u>	<u>274</u>	112	<u>676</u>	<u>274</u>	684	271	671	277
548.exchange2_r	112	464	633	<u>464</u>	<u>633</u>	464	633	112	<u>463</u>	<u>633</u>	464	632	463	633
557.xz_r	112	565	214	566	214	<u>566</u>	<u>214</u>	112	567	213	567	213	<u>567</u>	<u>213</u>

SPECrate®2017_int_base = **300**

SPECrate®2017_int_peak = **319**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base = 300

SPECrate®2017_int_peak = 319

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2017

Hardware Availability: Sep-2017

Software Availability: Sep-2017

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f

running on linux-nsv2 Wed Oct 4 02:38:11 2017

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz

2 "physical id"s (chips)

112 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 28

siblings : 56

physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
28 29 30

physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24 25 26 27
28 29 30

From lscpu:

Architecture: x86_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 112

On-line CPU(s) list: 0-111

Thread(s) per core: 2

Core(s) per socket: 28

Socket(s): 2

NUMA node(s): 4

Vendor ID: GenuineIntel

CPU family: 6

Model: 85

Model name: Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz

Stepping: 4

CPU MHz: 2009.488

CPU max MHz: 3800.0000

CPU min MHz: 1000.0000

BogoMIPS: 5000.00

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base = 300

SPECrate®2017_int_peak = 319

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2017
Hardware Availability: Sep-2017
Software Availability: Sep-2017

Platform Notes (Continued)

```

Virtualization:      VT-x
L1d cache:          32K
L1i cache:          32K
L2 cache:           1024K
L3 cache:           39424K
NUMA node0 CPU(s):  0-3,7-9,14-17,21-23,56-59,63-65,70-73,77-79
NUMA node1 CPU(s):  4-6,10-13,18-20,24-27,60-62,66-69,74-76,80-83
NUMA node2 CPU(s):  28-31,35-37,42-45,49-51,84-87,91-93,98-101,105-107
NUMA node3 CPU(s):  32-34,38-41,46-48,52-55,88-90,94-97,102-104,108-111
Flags:              fpu vme de pse msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vnmi flexpriority ept vpid
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f
avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec
xgetbv1 cqm_llc cqm_occup_llc

```

```

/proc/cpuinfo cache data
cache size : 39424 KB

```

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 7 8 9 14 15 16 17 21 22 23 56 57 58 59 63 64 65 70 71 72 73 77 78
79
node 0 size: 95331 MB
node 0 free: 94928 MB
node 1 cpus: 4 5 6 10 11 12 13 18 19 20 24 25 26 27 60 61 62 66 67 68 69 74 75 76 80 81
82 83
node 1 size: 96760 MB
node 1 free: 96410 MB
node 2 cpus: 28 29 30 31 35 36 37 42 43 44 45 49 50 51 84 85 86 87 91 92 93 98 99 100
101 105 106 107
node 2 size: 96760 MB
node 2 free: 96418 MB
node 3 cpus: 32 33 34 38 39 40 41 46 47 48 52 53 54 55 88 89 90 94 95 96 97 102 103 104
108 109 110 111
node 3 size: 96758 MB
node 3 free: 96296 MB
node distances:
node  0  1  2  3
0:   10  11  21  21
1:   11  10  21  21
2:   21  21  10  11

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base = 300

SPECrate®2017_int_peak = 319

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2017
Hardware Availability: Sep-2017
Software Availability: Sep-2017

Platform Notes (Continued)

3: 21 21 11 10

From /proc/meminfo

MemTotal: 394864972 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/usr/bin/lsb_release -d

SUSE Linux Enterprise Server 12 SP2

From /etc/*release* /etc/*version*

SuSE-release:

SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2

This file is deprecated and will be removed in a future service pack or release.
Please check /etc/os-release for details about this release.

os-release:

NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:

Linux linux-nsv2 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Oct 4 02:00

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda3	xf	517G	281G	236G	55%	/home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.3.1.1a.0.0607170937 06/07/2017

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base = 300

SPECrate®2017_int_peak = 319

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2017

Hardware Availability: Sep-2017

Software Availability: Sep-2017

Compiler Version Notes

```
=====
C          | 500.perlbench_r(base, peak) 502.gcc_r(base, peak) 505.mcf_r(base,
          | peak) 525.x264_r(base, peak) 557.xz_r(base, peak)
-----
```

icc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

```
=====
C++       | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)
          | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
-----
```

icpc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

```
=====
Fortran   | 548.exchange2_r(base, peak)
-----
```

ifort (IFORT) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64

502.gcc_r: -DSPEC_LP64

505.mcf_r: -DSPEC_LP64

520.omnetpp_r: -DSPEC_LP64

523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX

525.x264_r: -DSPEC_LP64

531.deepsjeng_r: -DSPEC_LP64

(Continued on next page)



SPEC CPU[®]2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate[®]2017_int_base = 300

SPECrate[®]2017_int_peak = 319

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2017

Hardware Availability: Sep-2017

Software Availability: Sep-2017

Base Portability Flags (Continued)

541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc

C++ benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/usr/local/je5.0.1-64/lib -ljemalloc

Base Other Flags

C benchmarks:

-m64 -std=c11

C++ benchmarks:

-m64

Fortran benchmarks:

-m64

Peak Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base = 300

SPECrate®2017_int_peak = 319

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2017

Hardware Availability: Sep-2017

Software Availability: Sep-2017

Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-fno-strict-overflow -L/usr/local/je5.0.1-64/lib
-ljemalloc
```

```
502.gcc_r: -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
-w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

```
505.mcf_r: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib
-ljemalloc
```

```
525.x264_r: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -fno-alias
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
557.xz_r: Same as 505.mcf_r
```

C++ benchmarks:

```
520.omnetpp_r: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
523.xalancbmk_r: -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
-w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECrate®2017_int_base = 300

SPECrate®2017_int_peak = 319

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2017

Hardware Availability: Sep-2017

Software Availability: Sep-2017

Peak Optimization Flags (Continued)

523.xalancbmk_r (continued):

```
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
```

```
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
```

```
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Peak Other Flags

C benchmarks (except as noted below):

```
-m64 -std=c11
```

502.gcc_r: -m32 -std=c11

C++ benchmarks (except as noted below):

```
-m64
```

523.xalancbmk_r: -m32

Fortran benchmarks:

```
-m64
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.1 on 2017-10-04 05:38:11-0400.

Report generated on 2020-08-04 16:43:40 by CPU2017 PDF formatter v6255.

Originally published on 2017-10-31.