



SPEC[®] CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECfp[®]2006 = 149

SPECfp_base2006 = 142

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Jun-2017



Hardware

CPU Name: Intel Xeon Platinum 8170
 CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
 CPU MHz: 2100
 FPU: Integrated
 CPU(s) enabled: 52 cores, 2 chips, 26 cores/chip
 CPU(s) orderable: 1,2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 1 MB I+D on chip per core

Continued on next page

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
 Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
 Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
 Auto Parallel: Yes
 File System: xfs
 System State: Run level 3 (multi-user)

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECfp2006 = **149**

SPECfp_base2006 = **142**

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Jun-2017

L3 Cache: 35.75 MB I+D on chip per chip
Other Cache: None
Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)
Disk Subsystem: 1 x 1 TB SAS HDD, 7.2K RPM
Other Hardware: None

Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

| Benchmark | Base | | | | | | Peak | | | | | |
|---------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio |
| 410.bwaves | 12.0 | 1130 | 12.2 | 1110 | <u>12.2</u> | <u>1110</u> | 12.0 | 1130 | 12.2 | 1110 | <u>12.2</u> | <u>1110</u> |
| 416.gamess | 406 | 48.3 | <u>406</u> | <u>48.3</u> | 405 | 48.3 | <u>379</u> | <u>51.7</u> | 379 | 51.7 | 379 | 51.7 |
| 433.milc | <u>114</u> | <u>80.2</u> | 115 | 80.1 | 114 | 80.7 | <u>114</u> | <u>80.2</u> | 115 | 80.1 | 114 | 80.7 |
| 434.zeusmp | 34.4 | 265 | <u>34.7</u> | <u>262</u> | 34.7 | 262 | 34.4 | 265 | <u>34.7</u> | <u>262</u> | 34.7 | 262 |
| 435.gromacs | 155 | 46.0 | <u>154</u> | <u>46.3</u> | 154 | 46.4 | 155 | 46.0 | <u>154</u> | <u>46.3</u> | 154 | 46.4 |
| 436.cactusADM | <u>8.59</u> | <u>1390</u> | 8.88 | 1350 | 8.49 | 1410 | <u>8.59</u> | <u>1390</u> | 8.88 | 1350 | 8.49 | 1410 |
| 437.leslie3d | <u>19.0</u> | <u>496</u> | 19.0 | 495 | 18.8 | 500 | <u>19.0</u> | <u>496</u> | 19.0 | 495 | 18.8 | 500 |
| 444.namd | 225 | 35.6 | <u>225</u> | <u>35.6</u> | 225 | 35.6 | <u>220</u> | <u>36.5</u> | 220 | 36.5 | 220 | 36.5 |
| 447.dealII | 157 | 72.9 | 157 | 73.1 | <u>157</u> | <u>73.1</u> | 157 | 72.9 | 157 | 73.1 | <u>157</u> | <u>73.1</u> |
| 450.soplex | 156 | 53.6 | <u>156</u> | <u>53.5</u> | 157 | 53.0 | 156 | 53.6 | <u>156</u> | <u>53.5</u> | 157 | 53.0 |
| 453.povray | 76.6 | 69.4 | <u>76.6</u> | <u>69.5</u> | 76.4 | 69.6 | 67.6 | 78.7 | 67.7 | 78.6 | <u>67.7</u> | <u>78.6</u> |
| 454.calculix | 115 | 71.6 | <u>116</u> | <u>71.4</u> | 116 | 71.2 | <u>107</u> | <u>77.2</u> | 107 | 76.9 | 107 | 77.2 |
| 459.GemsFDTD | <u>43.8</u> | <u>242</u> | 43.4 | 244 | 46.2 | 230 | 40.8 | 260 | 39.6 | 268 | <u>39.9</u> | <u>266</u> |
| 465.tonto | <u>221</u> | <u>44.5</u> | 217 | 45.3 | 223 | 44.2 | <u>148</u> | <u>66.4</u> | 148 | 66.6 | 148 | 66.3 |
| 470.lbm | 8.07 | 1700 | 8.19 | 1680 | <u>8.14</u> | <u>1690</u> | 8.07 | 1700 | 8.19 | 1680 | <u>8.14</u> | <u>1690</u> |
| 481.wrf | 82.1 | 136 | <u>82.5</u> | <u>135</u> | 82.8 | 135 | 82.1 | 136 | <u>82.5</u> | <u>135</u> | 82.8 | 135 |
| 482.sphinx3 | <u>306</u> | <u>63.7</u> | 310 | 62.8 | 305 | 63.8 | <u>306</u> | <u>63.7</u> | 310 | 62.8 | 305 | 63.8 |

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
running on linux-nvug Fri Dec 15 20:22:28 2017

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECfp2006 = 149

SPECfp_base2006 = 142

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Jun-2017

Platform Notes (Continued)

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

```

model name      : Intel(R) Xeon(R) Platinum 8170 CPU @ 2.10GHz
 2 "physical id"s (chips)
 52 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
  cpu cores    : 26
  siblings     : 26
  physical 0:  cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25
                26 27 28 29
  physical 1:  cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25
                26 27 28 29
cache size     : 36608 KB

```

From /proc/meminfo

```

MemTotal:      394863312 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

From /etc/*release* /etc/*version*

```

SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

```

uname -a:

```

Linux linux-nvug 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux

```

run-level 3 Jan 16 04:21

SPEC is set to: /home/cpu2006-1.2

```

Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda2       xfs   644G  177G  468G  28% /

```

Additional information from dmidecode:

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECfp2006 = 149

SPECfp_base2006 = 142

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Jun-2017

Platform Notes (Continued)

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M5.3.1.1d.0.0615170707 06/15/2017

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"

LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

OMP_NUM_THREADS = "52"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent_hugepage/enabled

No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on past performance using the historical hardware and/or software described on this result page.

The system as described on this result page was formerly generally available. At the time of this publication, it may not be shipping, and/or may not be supported, and/or may fail to meet other tests of General Availability described in the SPEC OSG Policy document, <http://www.spec.org/osg/policy.html>

This measured result may not be representative of the result that would be measured were this benchmark run with hardware and software available as of the publication date.

Base Compiler Invocation

C benchmarks:

icc -m64

Continued on next page

Standard Performance Evaluation Corporation

info@spec.org

<http://www.spec.org/>

Page 4



SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170,
2.10 GHz)

SPECfp2006 = 149

SPECfp_base2006 = 142

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Jun-2017

Base Compiler Invocation (Continued)

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Fortran benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

Benchmarks using both Fortran and C:

-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch



SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECfp2006 = 149

SPECfp_base2006 = 142

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Jun-2017

Peak Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -fno-alias -auto-ilp32

447.dealIII: basepeak = yes

450.soplex: basepeak = yes

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -ansi-alias

Fortran benchmarks:

410.bwaves: basepeak = yes

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECfp2006 = 149

SPECfp_base2006 = 142

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2017

Hardware Availability: Aug-2017

Software Availability: Jun-2017

Peak Optimization Flags (Continued)

434.zeusmp: basepeak = yes

437.leslie3d: basepeak = yes

459.GemsFDTD: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0
-qopt-prefetch -parallel

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -inline-calloc -qopt-malloc-options=3
-auto -unroll4

Benchmarks using both Fortran and C:

435.gromacs: basepeak = yes

436.cactusADM: basepeak = yes

454.calculix: -xCORE-AVX2 -ipo -O3 -no-prec-div -auto-ilp32

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Mon Feb 26 10:21:38 2018 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 23 February 2018.