



SPEC® CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4110, 2.10 GHz)

SPECfp®_rate2006 = 697

SPECfp_rate_base2006 = 685

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017



SPECfp_rate_base2006 = 685

SPECfp_rate2006 = 697

Hardware

CPU Name: Intel Xeon Silver 4110
 CPU Characteristics: Intel Turbo Boost Technology up to 3.00 GHz
 CPU MHz: 2100
 FPU: Integrated
 CPU(s) enabled: 16 cores, 2 chips, 8 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 1 MB I+D on chip per core

Continued on next page

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
 Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
 Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
 Auto Parallel: Yes
 File System: xfs
 System State: Run level 3 (multi-user)

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4110, 2.10 GHz)

SPECfp_rate2006 = **697**

SPECfp_rate_base2006 = **685**

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

L3 Cache: 11 MB I+D on chip per chip
Other Cache: None
Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400)
Disk Subsystem: 1 x 600 GB SAS HDD, 10K RPM
Other Hardware: None

Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio		
410.bwaves	32	597	728	<u>597</u>	<u>728</u>	597	729	32	<u>597</u>	<u>728</u>	597	728	597	728		
416.gamess	32	1115	562	<u>1115</u>	<u>562</u>	1114	562	32	<u>1081</u>	<u>580</u>	1081	579	1081	580		
433.milc	32	<u>385</u>	<u>764</u>	385	763	385	764	32	<u>385</u>	<u>764</u>	385	763	385	764		
434.zeusmp	32	338	861	339	859	<u>339</u>	<u>860</u>	32	338	861	339	859	<u>339</u>	<u>860</u>		
435.gromacs	32	329	695	<u>335</u>	<u>682</u>	336	679	32	324	706	<u>324</u>	<u>704</u>	326	701		
436.cactusADM	32	<u>441</u>	<u>868</u>	440	870	443	863	32	<u>441</u>	<u>868</u>	440	870	443	863		
437.leslie3d	32	605	497	<u>612</u>	<u>492</u>	618	486	32	619	486	<u>615</u>	<u>489</u>	610	493		
444.namd	32	556	462	<u>555</u>	<u>463</u>	554	463	32	552	465	554	464	<u>553</u>	<u>464</u>		
447.dealII	32	<u>389</u>	<u>942</u>	392	935	387	947	32	<u>389</u>	<u>942</u>	392	935	387	947		
450.soplex	32	555	481	<u>556</u>	<u>480</u>	557	479	32	531	502	530	503	<u>530</u>	<u>503</u>		
453.povray	32	213	800	<u>208</u>	<u>819</u>	206	827	32	<u>180</u>	<u>944</u>	180	945	181	941		
454.calculix	32	300	879	303	870	<u>301</u>	<u>879</u>	32	300	879	303	870	<u>301</u>	<u>879</u>		
459.GemsFDTD	32	723	469	722	470	<u>722</u>	<u>470</u>	32	724	469	722	470	<u>724</u>	<u>469</u>		
465.tonto	32	483	651	493	639	<u>491</u>	<u>641</u>	32	469	672	<u>463</u>	<u>680</u>	462	682		
470.lbm	32	482	912	482	912	<u>482</u>	<u>912</u>	32	482	912	482	912	<u>482</u>	<u>912</u>		
481.wrf	32	427	837	432	827	<u>430</u>	<u>832</u>	32	427	837	432	827	<u>430</u>	<u>832</u>		
482.sphinx3	32	1052	593	1049	595	<u>1051</u>	<u>593</u>	32	1052	593	1049	595	<u>1051</u>	<u>593</u>		

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4110, 2.10 GHz)

SPECfp_rate2006 = 697

SPECfp_rate_base2006 = 685

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled
 CPU performance set to Enterprise
 Power Performance Tuning set to OS
 SNC set to Enabled
 IMC Interleaving set to 1-way Interleave
 Patrol Scrub set to Disabled
 Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
 Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
 running on linux-qc7k Fri Jan 1 06:39:44 2010

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name      : Intel(R) Xeon(R) Silver 4110 CPU @ 2.10GHz
 2 "physical id"s (chips)
 32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores     : 8
  siblings      : 16
  physical 0:   cores 0 1 2 3 4 5 6 7
  physical 1:   cores 0 1 2 3 4 5 6 7
cache size     : 11264 KB
```

From /proc/meminfo

```
MemTotal:      395606536 kB
HugePages_Total: 0
Hugepagesize:  2048 kB
```

From /etc/*release* /etc/*version*

```
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="/o:suse:sles:12:sp2"
```

uname -a:

```
Linux linux-qc7k 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
```

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4110, 2.10 GHz)

SPECfp_rate2006 = 697

SPECfp_rate_base2006 = 685

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Nov-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

(9464f67) x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Dec 31 19:32

SPEC is set to: /home/cpu2006-1.2

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda1	xfs	224G	26G	198G	12%	/

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2400 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent_hugepage/enabled

Filesystem page cache cleared with:

shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4110,
2.10 GHz)

SPECfp_rate2006 = 697

SPECfp_rate_base2006 = 685

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Nov-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Base Portability Flags

```
410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64
```

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

Peak Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks (except as noted below):
icpc -m64

450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4110,
2.10 GHz)

SPECfp_rate2006 = 697

SPECfp_rate_base2006 = 685

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Compiler Invocation (Continued)

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Peak Portability Flags

410.bwaves: -DSPEC_CPU_LP64
 416.gamess: -DSPEC_CPU_LP64
 433.milc: -DSPEC_CPU_LP64
 434.zeusmp: -DSPEC_CPU_LP64
 435.gromacs: -DSPEC_CPU_LP64 -nofor_main
 436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
 437.leslie3d: -DSPEC_CPU_LP64
 444.namd: -DSPEC_CPU_LP64
 447.dealII: -DSPEC_CPU_LP64
 450.soplex: -D_FILE_OFFSET_BITS=64
 453.povray: -DSPEC_CPU_LP64
 454.calculix: -DSPEC_CPU_LP64 -nofor_main
 459.GemsFDTD: -DSPEC_CPU_LP64
 465.tonto: -DSPEC_CPU_LP64
 470.lbm: -DSPEC_CPU_LP64
 481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
 482.sphinx3: -DSPEC_CPU_LP64

Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
 -no-prec-div(pass 2) -fno-alias -auto-ilp32
 -qopt-mem-layout-trans=3

447.dealII: basepeak = yes

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4110,
2.10 GHz)

SPECfp_rate2006 = 697

SPECfp_rate_base2006 = 685

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Optimization Flags (Continued)

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-malloc-options=3
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc
-qopt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32
-qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Silver 4110,
2.10 GHz)

SPECfp_rate2006 = 697

SPECfp_rate_base2006 = 685

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Nov-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Wed Dec 27 12:04:44 2017 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 26 December 2017.