



# SPEC<sup>®</sup> CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPECfp<sup>®</sup>\_rate2006 = 1100

SPECfp\_rate\_base2006 = 1080

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017



### Hardware

CPU Name: Intel Xeon Gold 5120  
 CPU Characteristics: Intel Turbo Boost Technology up to 3.20 GHz  
 CPU MHz: 2200  
 FPU: Integrated  
 CPU(s) enabled: 28 cores, 2 chips, 14 cores/chip, 2 threads/core  
 CPU(s) orderable: 1,2 chips  
 Primary Cache: 32 KB I + 32 KB D on chip per core  
 Secondary Cache: 1 MB I+D on chip per core

Continued on next page

### Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86\_64) 4.4.21-69-default  
 Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux  
 Auto Parallel: Yes  
 File System: xfs  
 System State: Run level 3 (multi-user)

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPECfp\_rate2006 = 1100

SPECfp\_rate\_base2006 = 1080

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

L3 Cache: 19.25 MB I+D on chip per chip  
 Other Cache: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400 MHz)  
 Disk Subsystem: 1 x 1 TB SAS HDD, 7.2K RPM  
 Other Hardware: None

Base Pointers: 32/64-bit  
 Peak Pointers: 32/64-bit  
 Other Software: None

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	56	801	950	<b>801</b>	<b>950</b>	800	951	56	802	949	800	951	<b>801</b>	<b>950</b>
416.gamess	56	<b>1038</b>	<b>1060</b>	1038	1060	1040	1050	56	<b>1006</b>	<b>1090</b>	1005	1090	1007	1090
433.milc	56	<b>557</b>	<b>923</b>	557	923	557	924	56	<b>557</b>	<b>923</b>	557	923	557	924
434.zeusmp	56	380	1340	<b>382</b>	<b>1330</b>	383	1330	56	380	1340	<b>382</b>	<b>1330</b>	383	1330
435.gromacs	56	321	1250	<b>321</b>	<b>1250</b>	321	1240	56	314	1270	<b>317</b>	<b>1260</b>	318	1260
436.cactusADM	56	454	1470	456	1470	<b>455</b>	<b>1470</b>	56	454	1470	456	1470	<b>455</b>	<b>1470</b>
437.leslie3d	56	783	672	<b>783</b>	<b>672</b>	785	671	56	783	672	<b>788</b>	<b>668</b>	788	668
444.namd	56	514	874	517	868	<b>515</b>	<b>871</b>	56	512	877	514	874	<b>512</b>	<b>876</b>
447.dealII	56	370	1730	365	1750	<b>367</b>	<b>1740</b>	56	370	1730	365	1750	<b>367</b>	<b>1740</b>
450.soplex	56	<b>683</b>	<b>683</b>	685	682	683	684	56	649	719	648	721	<b>649</b>	<b>720</b>
453.povray	56	192	1560	<b>192</b>	<b>1560</b>	194	1540	56	167	1790	166	1800	<b>166</b>	<b>1790</b>
454.calculix	56	285	1620	<b>284</b>	<b>1630</b>	283	1630	56	285	1620	<b>284</b>	<b>1630</b>	283	1630
459.GemsFDTD	56	<b>961</b>	<b>618</b>	961	619	961	618	56	961	618	<b>961</b>	<b>618</b>	962	618
465.tonto	56	<b>492</b>	<b>1120</b>	491	1120	494	1110	56	473	1170	<b>472</b>	<b>1170</b>	471	1170
470.lbm	56	627	1230	<b>627</b>	<b>1230</b>	627	1230	56	627	1230	<b>627</b>	<b>1230</b>	627	1230
481.wrf	56	567	1100	<b>570</b>	<b>1100</b>	572	1090	56	567	1100	<b>570</b>	<b>1100</b>	572	1090
482.sphinx3	56	1055	1030	1055	1030	<b>1055</b>	<b>1030</b>	56	1055	1030	1055	1030	<b>1055</b>	<b>1030</b>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPECfp\_rate2006 = 1100

SPECfp\_rate\_base2006 = 1080

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Platform Notes

### BIOS Settings:

Intel HyperThreading Technology set to Enabled  
 CPU performance set to Enterprise  
 Power Performance Tuning set to OS  
 SNC set to Enabled  
 IMC Interleaving set to 1-way Interleave  
 Patrol Scrub set to Disabled  
 Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993  
 Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)  
 running on linux-uezu Fri Jan 1 16:53:52 2010

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

### From /proc/cpuinfo

```

model name      : Intel(R) Xeon(R) Gold 5120 CPU @ 2.20GHz
 2 "physical id"s (chips)
 56 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores     : 14
  siblings      : 28
  physical 0:   cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
  physical 1:   cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
cache size     : 19712 KB

```

### From /proc/meminfo

```

MemTotal:      394831984 kB
HugePages_Total: 0
Hugepagesize:  2048 kB

```

### From /etc/\*release\* /etc/\*version\*

```

SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

```

### uname -a:

```
Linux linux-uezu 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
```

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPECfp\_rate2006 = 1100

SPECfp\_rate\_base2006 = 1080

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Sep-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

## Platform Notes (Continued)

(9464f67) x86\_64 x86\_64 x86\_64 GNU/Linux

run-level 3 Jan 1 05:32

SPEC is set to: /home/cpu2006-1.2

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sdal	xfs	894G	38G	857G	5%	/

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz, configured at 2400 MHz

(End of data from sysinfo program)

## General Notes

Environment variables set by runspec before the start of the run:

LD\_LIBRARY\_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent\_hugepage/enabled

Filesystem page cache cleared with:

shell invocation of 'sync; echo 3 > /proc/sys/vm/drop\_caches' prior to run

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

## Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPECfp\_rate2006 = 1100

SPECfp\_rate\_base2006 = 1080

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Base Portability Flags

```

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

```

## Base Optimization Flags

C benchmarks:

```

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

```

C++ benchmarks:

```

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

```

Fortran benchmarks:

```

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

```

Benchmarks using both Fortran and C:

```

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64
```

C++ benchmarks (except as noted below):

```
icpc -m64
```

```
450.soplex: icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32
```

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPECfp\_rate2006 = 1100

SPECfp\_rate\_base2006 = 1080

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Peak Compiler Invocation (Continued)

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

## Peak Portability Flags

410.bwaves: -DSPEC\_CPU\_LP64  
 416.gamess: -DSPEC\_CPU\_LP64  
 433.milc: -DSPEC\_CPU\_LP64  
 434.zeusmp: -DSPEC\_CPU\_LP64  
 435.gromacs: -DSPEC\_CPU\_LP64 -nofor\_main  
 436.cactusADM: -DSPEC\_CPU\_LP64 -nofor\_main  
 437.leslie3d: -DSPEC\_CPU\_LP64  
 444.namd: -DSPEC\_CPU\_LP64  
 447.dealII: -DSPEC\_CPU\_LP64  
 450.soplex: -D\_FILE\_OFFSET\_BITS=64  
 453.povray: -DSPEC\_CPU\_LP64  
 454.calculix: -DSPEC\_CPU\_LP64 -nofor\_main  
 459.GemsFDTD: -DSPEC\_CPU\_LP64  
 465.tonto: -DSPEC\_CPU\_LP64  
 470.lbm: -DSPEC\_CPU\_LP64  
 481.wrf: -DSPEC\_CPU\_LP64 -DSPEC\_CPU\_CASE\_FLAG -DSPEC\_CPU\_LINUX  
 482.sphinx3: -DSPEC\_CPU\_LP64

## Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes

470.lbm: basepeak = yes

482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
 -par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
 -no-prec-div(pass 2) -fno-alias -auto-ilp32  
 -qopt-mem-layout-trans=3

447.dealII: basepeak = yes

Continued on next page



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPECfp\_rate2006 = 1100

SPECfp\_rate\_base2006 = 1080

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Sep-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

## Peak Optimization Flags (Continued)

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -qopt-malloc-options=3  
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

### Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)  
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc  
-qopt-malloc-options=3

### Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)  
-par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32  
-qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>



# SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20 GHz)

SPECfp\_rate2006 = 1100

SPECfp\_rate\_base2006 = 1080

**CPU2006 license:** 9019

**Test sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test date:** Sep-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Apr-2017

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.  
For other inquiries, please contact [webmaster@spec.org](mailto:webmaster@spec.org).

Tested with SPEC CPU2006 v1.2.  
Report generated on Fri Oct 13 10:13:47 2017 by SPEC CPU2006 PS/PDF formatter v6932.  
Originally published on 12 October 2017.