SPEC® CINT2006 Result
Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2630L v4 1.80 GHz)

$SPECint^{®}\_rate2006 =$ 733

$SPECint\_rate\_base2006 =$ 697

CPU2006 license: 9019	**Test date:** Dec-2016
Test sponsor: Cisco Systems	**Hardware Availability:** Apr-2016
Tested by: Cisco Systems	**Software Availability:** Dec-2015

SPECint_rate_base2006 = 697

SPECint_rate2006 = 733

Hardware

CPU Name:	Intel Xeon E5-2630L v4
CPU Characteristics:	Intel Turbo Boost Technology up to 2.90 GHz
CPU MHz:	1800
FPU:	Integrated
CPU(s) enabled:	20 cores, 2 chips, 10 cores/chip, 2 threads/core
CPU(s) orderable:	1,2 chips
Primary Cache:	32 KB I + 32 KB D on chip per core
Secondary Cache:	256 KB I+D on chip per core
L3 Cache:	25 MB I+D on chip per chip
Other Cache:	None
Memory:	256 GB (16 x 16 GB 2Rx4 PC4-2400T-R, running at 2133 MHz)
Disk Subsystem:	1 x 1.2 TB SAS HDD 10K RPM
Other Hardware:	None

Software

Operating System:	SUSE Linux Enterprise Server 12 SP1 (x86_64) 3.12.49-11-default
Compiler:	C/C++: Version 16.0.0.101 of Intel C++ Studio XE for Linux
Auto Parallel:	No
File System:	xfs
System State:	Run level 5 (multi-user)
Base Pointers:	32-bit
Peak Pointers:	32/64-bit
Other Software:	Microquill SmartHeap V10.2

SPEC CINT2006 Result
Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2630L v4 1.80 GHz)

SPECint_rate2006 =   733

SPECint_rate_base2006 = 697

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	40	818	478	**_819_**	**_477_**	821	476	40	656	595	**_656_**	**_596_**	655	596
401.bzip2	40	1157	334	**_1156_**	**_334_**	1155	334	40	1119	345	**_1119_**	**_345_**	1119	345
403.gcc	40	598	539	606	532	**_599_**	**_538_**	40	599	537	**_599_**	**_538_**	593	543
429.mcf	40	361	1010	362	1010	**_362_**	**_1010_**	40	361	1010	362	1010	**_362_**	**_1010_**
445.gobmk	40	971	432	**_971_**	**_432_**	970	432	40	**_955_**	**_440_**	953	440	955	439
456.hmmer	40	377	990	**_378_**	**_988_**	379	983	40	312	1200	**_312_**	**_1200_**	311	1200
458.sjeng	40	1078	449	1082	447	**_1080_**	**_448_**	40	**_1020_**	**_475_**	1018	475	1022	473
462.libquantum	40	**_125_**	**_6650_**	125	6660	125	6650	40	**_125_**	**_6650_**	125	6660	125	6650
464.h264ref	40	1093	810	**_1094_**	**_809_**	1096	808	40	**_1076_**	**_823_**	1078	821	1074	824
471.omnetpp	40	618	405	**_619_**	**_404_**	619	404	40	**_579_**	**_432_**	579	432	579	432
473.astar	40	671	418	673	417	**_673_**	**_417_**	40	671	418	673	417	**_673_**	**_417_**
483.xalancbmk	40	313	883	313	881	**_313_**	**_882_**	40	313	883	313	881	**_313_**	**_882_**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

   The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.

Operating System Notes

   Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

    BIOS Settings:
    CPU performance set to Enterprise
    Power Technology set to Performance
    Energy Performance BIAS setting set to Balanced Performance
    Memory RAS configuration set to Maximum Performance
    Memory Power Saving Mode set to Disabled
    QPI Snoop Mode set to Cluster-on-Die
     Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6914
     $Rev: 6914 $ $Date:: 2014-06-25 #$ e3fbb8667b5a285932ceab81e28219e1
     running on linux-cd5x Thu Dec 1 08:51:21 2016

     This section contains SUT (System Under Test) info as seen by
     some common utilities. To remove or add to this section, see:
       http://www.spec.org/cpu2006/Docs/config.html#sysinfo

     From /proc/cpuinfo
        model name : Intel(R) Xeon(R) CPU E5-2630L v4 @ 1.80GHz
                              Continued on next page

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2630L v4 1.80 GHz)

SPECint_rate2006 =   733

SPECint_rate_base2006 = 697

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Dec-2016

Hardware Availability: Apr-2016

Software Availability: Dec-2015

Platform Notes (Continued)

```
     2 "physical id"s (chips)
     40 "processors"
   cores, siblings (Caution: counting these is hw and system dependent.  The
   following excerpts from /proc/cpuinfo might not be reliable.  Use with
   caution.)
      cpu cores : 10
      siblings  : 20
      physical 0: cores 0 1 2 3 4 8 9 10 11 12
      physical 1: cores 0 1 2 3 4 8 9 10 11 12
   cache size : 25600 KB

From /proc/meminfo
   MemTotal:       264566464 kB
   HugePages_Total:        0
   Hugepagesize:        2048 kB

/usr/bin/lsb_release -d
   SUSE Linux Enterprise Server 12 SP1

From /etc/*release* /etc/*version*
   SuSE-release:
      SUSE Linux Enterprise Server 12 (x86_64)
      VERSION = 12
      PATCHLEVEL = 1
      # This file is deprecated and will be removed in a future service pack or
      release.
      # Please check /etc/os-release for details about this release.
   os-release:
      NAME="SLES"
      VERSION="12-SP1"
      VERSION_ID="12.1"
      PRETTY_NAME="SUSE Linux Enterprise Server 12 SP1"
      ID="sles"
      ANSI_COLOR="0;32"
      CPE_NAME="cpe:/o:suse:sles:12:sp1"

uname -a:
   Linux linux-cd5x 3.12.49-11-default #1 SMP Wed Nov 11 20:52:43 UTC 2015
   (8d714a0) x86_64 x86_64 x86_64 GNU/Linux

run-level 5 Dec 1 08:31

SPEC is set to: /opt/cpu2006-1.2
   Filesystem     Type  Size  Used Avail Use% Mounted on
   /dev/sda1      xfs   1.1T   15G  1.1T   2% /
Additional information from dmidecode:

   Warning: Use caution when you interpret this section. The 'dmidecode' program
   reads system data which is "intended to allow hardware to be accurately
   determined", but the intent may not be met, as there are frequent changes to
   hardware, firmware, and the "DMTF SMBIOS" standard.
```

Continued on next page

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2630L v4 1.80 GHz)

SPECint_rate2006 =   733

SPECint_rate_base2006 = 697

CPU2006 license: 9019		**Test date:**	Dec-2016
Test sponsor: Cisco Systems		**Hardware Availability:**	Apr-2016
Tested by: Cisco Systems		**Software Availability:**	Dec-2015

Platform Notes (Continued)

```
   BIOS Cisco Systems, Inc. C240M4.2.0.13d.0.0812161132 08/12/2016
   Memory:
    16x 0xCE00 M393A2G40EB1-CRC 16 GB 2 rank 2400 MHz, configured at 2133 MHz
    8x NO DIMM NO DIMM

  (End of data from sysinfo program)
```

General Notes

```
Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

 Binaries compiled on a system with 1x Intel Core i5-4670K CPU + 32GB
 memory using RedHat EL 7.1
 Transparent Huge Pages enabled with:
 echo always > /sys/kernel/mm/transparent_hugepage/enabled
 Filesystem page cache cleared with:
 echo 1>       /proc/sys/vm/drop_caches
 runspec command invoked through numactl i.e.:
 numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:
```
    icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin
```

C++ benchmarks:
```
    icpc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin
```

Base Portability Flags

```
     400.perlbench: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX_IA32
        401.bzip2: -D_FILE_OFFSET_BITS=64
          403.gcc: -D_FILE_OFFSET_BITS=64
          429.mcf: -D_FILE_OFFSET_BITS=64
        445.gobmk: -D_FILE_OFFSET_BITS=64
        456.hmmer: -D_FILE_OFFSET_BITS=64
         458.sjeng: -D_FILE_OFFSET_BITS=64
     462.libquantum: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
       464.h264ref: -D_FILE_OFFSET_BITS=64
       471.omnetpp: -D_FILE_OFFSET_BITS=64
         473.astar: -D_FILE_OFFSET_BITS=64
     483.xalancbmk: -D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX
```

SPEC CINT2006 Result
Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2630L v4 1.80 GHz)

SPECint_rate2006 =   733

SPECint_rate_base2006 = 697

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2016
Hardware Availability: Apr-2016
Software Availability: Dec-2015

Base Optimization Flags

C benchmarks:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-opt-mem-layout-trans=3
```

C++ benchmarks:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-opt-mem-layout-trans=3 -Wl,-z,muldefs -L/sh -lsmartheap
```

Base Other Flags

C benchmarks:

403.gcc: `-Dalloca=_alloca`

Peak Compiler Invocation

C benchmarks (except as noted below):
```
icc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin
```

400.perlbench: `icc -m64`

401.bzip2: `icc -m64`

456.hmmer: `icc -m64`

458.sjeng: `icc -m64`

C++ benchmarks:
```
icpc -m32 -L/opt/intel/compilers_and_libraries_2016/linux/compiler/lib/ia32_lin
```

Peak Portability Flags

400.perlbench: `-D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64`
401.bzip2: `-D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64`
403.gcc: `-D_FILE_OFFSET_BITS=64`
429.mcf: `-D_FILE_OFFSET_BITS=64`
445.gobmk: `-D_FILE_OFFSET_BITS=64`
456.hmmer: `-D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64`
458.sjeng: `-D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LP64`
462.libquantum: `-D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX`
464.h264ref: `-D_FILE_OFFSET_BITS=64`
471.omnetpp: `-D_FILE_OFFSET_BITS=64`
473.astar: `-D_FILE_OFFSET_BITS=64`

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2630L v4 1.80 GHz)

SPECint_rate2006 =   733

SPECint_rate_base2006 =   697

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2016
Hardware Availability: Apr-2016
Software Availability: Dec-2015

Peak Portability Flags (Continued)

483.xalancbmk: `-D_FILE_OFFSET_BITS=64 -DSPEC_CPU_LINUX`

Peak Optimization Flags

C benchmarks:

400.perlbench: `-xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)`
`-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)`
`-par-num-threads=1(pass 1) -prof-use(pass 2) -auto-ilp32`

401.bzip2: `-xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)`
`-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)`
`-par-num-threads=1(pass 1) -prof-use(pass 2) -opt-prefetch`
`-auto-ilp32 -ansi-alias`

403.gcc: `-xCORE-AVX2 -ipo -O3 -no-prec-div`

429.mcf: `basepeak = yes`

445.gobmk: `-xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)`
`-prof-use(pass 2) -par-num-threads=1(pass 1) -ansi-alias`
`-opt-mem-layout-trans=3`

456.hmmer: `-xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32`

458.sjeng: `-xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)`
`-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)`
`-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll4`
`-auto-ilp32`

462.libquantum: `basepeak = yes`

464.h264ref: `-xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)`
`-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)`
`-par-num-threads=1(pass 1) -prof-use(pass 2) -unroll2`
`-ansi-alias`

C++ benchmarks:

471.omnetpp: `-xCORE-AVX2(pass 2) -prof-gen:threadsafe(pass 1)`
`-ipo(pass 2) -O3(pass 2) -no-prec-div(pass 2)`
`-par-num-threads=1(pass 1) -prof-use(pass 2) -ansi-alias`
`-opt-ra-region-strategy=block -Wl,-z,muldefs`
`-L/sh -lsmartheap`

473.astar: `basepeak = yes`

Continued on next page

SPEC CINT2006 Result
Copyright 2006-2016 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2630L v4 1.80 GHz)

SPECint_rate2006 =   733

SPECint_rate_base2006 = 697

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Dec-2016
Hardware Availability: Apr-2016
Software Availability: Dec-2015

Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic16.0-official-linux64.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revE.xml

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Wed Dec 28 10:53:09 2016 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 27 December 2016.