



SPEC® CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2650 v3 @ 3.00GHz)

SPECint®2006 = 56.4

SPECint_base2006 = 54.3

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2015

Hardware Availability: Sep-2014

Software Availability: Jul-2014



Hardware

CPU Name: Intel Xeon E5-2650 v3
CPU Characteristics: Intel Turbo Boost Technology up to 3.00 GHz
CPU MHz: 2300
FPU: Integrated
CPU(s) enabled: 20 cores, 2 chips, 10 cores/chip
CPU(s) orderable: 1,2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 256 KB I+D on chip per core
L3 Cache: 25 MB I+D on chip per chip
Other Cache: None
Memory: 256 GB (16 x 16 GB 2Rx4 PC4-2133P-R)
Disk Subsystem: 1 x 300GB SAS, 15K RPM
Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 7.0 (Maipo)
 3.10.0-123.el7.x86_64
Compiler: C/C++: Version 15.0.0.090 of Intel C++ Studio XE for Linux
Auto Parallel: Yes
File System: ext4
System State: Run level 3 (multi-user)
Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2650 v3 @ 3.00GHz)

SPECint2006 = 56.4

SPECint_base2006 = 54.3

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Feb-2015
Hardware Availability: Sep-2014
Software Availability: Jul-2014

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	280	34.9	277	35.2	278	35.2	242	40.4	242	40.4	242	40.4
401.bzip2	443	21.8	443	21.8	443	21.8	442	21.8	442	21.8	441	21.9
403.gcc	259	31.0	260	31.0	261	30.9	252	31.9	253	31.8	253	31.9
429.mcf	161	56.6	161	56.6	163	56.0	164	55.7	162	56.3	162	56.3
445.gobmk	422	24.8	422	24.9	422	24.8	422	24.9	423	24.8	422	24.8
456.hammer	157	59.4	157	59.6	157	59.6	163	57.3	163	57.4	164	56.8
458.sjeng	411	29.4	411	29.4	412	29.4	409	29.6	409	29.6	410	29.5
462.libquantum	3.86	5360	3.84	5400	3.79	5470	3.86	5360	3.84	5400	3.79	5470
464.h264ref	521	42.5	520	42.6	519	42.6	521	42.5	520	42.6	519	42.6
471.omnetpp	217	28.8	215	29.1	216	28.9	155	40.4	154	40.7	155	40.3
473.astar	244	28.8	239	29.3	241	29.1	240	29.3	239	29.3	240	29.2
483.xalancbmk	120	57.7	120	57.7	120	57.6	121	57.1	121	57.1	121	57.1

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

```

CPU performance set to Enterprise
Power Technology set to Performance
Energy Performance BIAS setting set to Performance
Memory RAS configuration set to Maximum Performance
Intel Hyper-Threading Technology option set to Disabled
QPI Snoop Mode set to Early Snoop
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6914
$Rev: 6914 $ $Date:: 2014-06-25 #$ e3fbb8667b5a285932ceab81e28219e1
running on localhost.localdomain Tue Feb 17 02:35:06 2015

```

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see: <http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
2 "physical id"s (chips)
20 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
Continued on next page

```



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2650 v3 @ 3.00GHz)

SPECint2006 = 56.4

SPECint_base2006 = 54.3

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2015

Hardware Availability: Sep-2014

Software Availability: Jul-2014

Platform Notes (Continued)

following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 10
siblings  : 10
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12
cache size : 25600 KB
```

From /proc/meminfo

```
MemTotal:      263868636 kB
HugePages_Total:    0
Hugepagesize:    2048 kB
```

From /etc/*release* /etc/*version*

```
os-release:
NAME="Red Hat Enterprise Linux Server"
VERSION="7.0 (Maipo)"
ID="rhel"
ID_LIKE="fedora"
VERSION_ID="7.0"
PRETTY_NAME="Red Hat Enterprise Linux Server 7.0 (Maipo)"
ANSI_COLOR="0;31"
CPE_NAME="cpe:/o:redhat:enterprise_linux:7.0:GA:server"
redhat-release: Red Hat Enterprise Linux Server release 7.0 (Maipo)
system-release: Red Hat Enterprise Linux Server release 7.0 (Maipo)
system-release-cpe: cpe:/o:redhat:enterprise_linux:7.0:ga:server
```

uname -a:

```
Linux localhost.localdomain 3.10.0-123.el7.x86_64 #1 SMP Mon May 5 11:16:57
EDT 2014 x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Feb 16 20:26

SPEC is set to: /opt/cpu2006-1.2

```
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda2        xfs   196G  17G  179G   9% /
```

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C240M4.2.0.3d.0.111120141511 11/11/2014

Memory:

```
16x 0xCE00 M393A2G40DB0-CPB 16 GB 2 rank 2133 MHz
8x NO DIMM NO DIMM
```

(End of data from sysinfo program)



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2650 v3 @ 3.00GHz)

SPECint2006 = 56.4

SPECint_base2006 = 54.3

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2015

Hardware Availability: Sep-2014

Software Availability: Jul-2014

General Notes

Environment variables set by runspec before the start of the run:

KMP_AFFINITY = "granularity=fine,compact,1,0"

LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"

OMP_NUM_THREADS = "20"

Binaries compiled on a system with 1x Core i5-4670K CPU + 16GB memory using RedHat EL 7.0

Transparent Huge Pages enabled with:

echo always > /sys/kernel/mm/transparent_hugepage/enabled

Filesystem page cache cleared with:

echo 1> /proc/sys/vm/drop_caches

runspec command invoked through numactl i.e.:

numactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:

icc -m64

C++ benchmarks:

icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64

401.bzip2: -DSPEC_CPU_LP64

403.gcc: -DSPEC_CPU_LP64

429.mcf: -DSPEC_CPU_LP64

445.gobmk: -DSPEC_CPU_LP64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

464.h264ref: -DSPEC_CPU_LP64

471.omnetpp: -DSPEC_CPU_LP64

473.astar: -DSPEC_CPU_LP64

483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32

-Wl,-z,muldefs -L/sh -lsmartheap64



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2650 v3 @ 3.00GHz)

SPECint2006 = 56.4

SPECint_base2006 = 54.3

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2015

Hardware Availability: Sep-2014

Software Availability: Jul-2014

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64

400.perlbench: icc -m32 -L/opt/intel/composer_xe_2015/lib/ia32

445.gobmk: icc -m32 -L/opt/intel/composer_xe_2015/lib/ia32

C++ benchmarks (except as noted below):

icpc -m32 -L/opt/intel/composer_xe_2015/lib/ia32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

401.bzip2: -DSPEC_CPU_LP64

403.gcc: -DSPEC_CPU_LP64

429.mcf: -DSPEC_CPU_LP64

456.hmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

464.h264ref: -DSPEC_CPU_LP64

473.astar: -DSPEC_CPU_LP64

483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)

-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)

-opt-prefetch -ansi-alias

401.bzip2: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)

-O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32

-opt-prefetch -ansi-alias

Continued on next page

Standard Performance Evaluation Corporation

info@spec.org

http://www.spec.org/

Page 5



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2650 v3 @ 3.00GHz)

SPECint2006 = 56.4

SPECint_base2006 = 54.3

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2015

Hardware Availability: Sep-2014

Software Availability: Jul-2014

Peak Optimization Flags (Continued)

403.gcc: -xCORE-AVX2 -ipo -O3 -no-prec-div -inline-calloc
-opt-malloc-options=3 -auto-ilp32

429.mcf: -xCORE-AVX2 -ipo -O3 -no-prec-div -parallel
-opt-prefetch -auto-p32

445.gobmk: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias

456.hmmr: -xCORE-AVX2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
-ansi-alias

458.sjeng: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4

462.libquantum: basepeak = yes

464.h264ref: basepeak = yes

C++ benchmarks:

471.omnetpp: -xCORE-AVX2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-ra-region-strategy=block -ansi-alias
-Wl,-z,muldefs -L/sh -lsmartheap

473.astar: -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-auto-p32 -Wl,-z,muldefs -L/sh -lsmartheap64

483.xalancbmk: -xCORE-AVX2 -ipo -O3 -no-prec-div -opt-prefetch
-ansi-alias -Wl,-z,muldefs -L/sh -lsmartheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic15.0-official-linux64.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic15.0-official-linux64.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revC.xml>



SPEC CINT2006 Result

Copyright 2006-2015 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M4 (Intel Xeon E5-2650 v3 @ 3.00GHz)

SPECint2006 = 56.4

SPECint_base2006 = 54.3

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Feb-2015

Hardware Availability: Sep-2014

Software Availability: Jul-2014

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Tue Mar 10 16:04:32 2015 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 10 March 2015.