



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M3 (Intel Xeon E5-2650 v2, 2.60 GHz)

SPECint®2006 = 49.8

SPECint_base2006 = 46.7

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2013

Hardware Availability: Sep-2013

Software Availability: Sep-2013



Hardware

CPU Name: Intel Xeon E5-2650 v2
 CPU Characteristics: Intel Turbo Boost Technology up to 3.40 GHz
 CPU MHz: 2600
 FPU: Integrated
 CPU(s) enabled: 16 cores, 2 chips, 8 cores/chip
 CPU(s) orderable: 1,2 chip
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 20 MB I+D on chip per chip
 Other Cache: None
 Memory: 128 GB (16 x 8 GB 2Rx4 PC3-14900R-13, ECC)
 Disk Subsystem: 1 X 200 GB SSD
 Other Hardware: None

Software

Operating System: Red Hat Enterprise Linux Server release 6.4 (Santiago)
 2.6.32-358.el6.x86_64
 Compiler: C/C++: Version 14.0.0.080 of Intel C++ Studio XE for Linux
 Auto Parallel: Yes
 File System: ext4
 System State: Run level 3 (multi-user)
 Base Pointers: 32/64-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V10.0



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M3 (Intel Xeon E5-2650 v2, 2.60 GHz)

SPECint2006 = 49.8

SPECint_base2006 = 46.7

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Oct-2013
Hardware Availability: Sep-2013
Software Availability: Sep-2013

Results Table

Benchmark	Base						Peak					
	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	356	27.5	<u>355</u>	<u>27.5</u>	355	27.5	283	34.5	<u>283</u>	<u>34.5</u>	283	34.5
401.bzip2	<u>474</u>	<u>20.3</u>	477	20.2	473	20.4	469	20.6	<u>468</u>	<u>20.6</u>	468	20.6
403.gcc	<u>297</u>	<u>27.1</u>	298	27.0	271	29.7	267	30.2	<u>267</u>	<u>30.2</u>	267	30.1
429.mcf	<u>179</u>	<u>50.9</u>	182	50.0	163	55.9	<u>179</u>	<u>50.9</u>	182	50.0	163	55.9
445.gobmk	454	23.1	<u>454</u>	<u>23.1</u>	454	23.1	445	23.6	<u>446</u>	<u>23.5</u>	446	23.5
456.hammer	179	52.2	178	52.5	<u>178</u>	<u>52.4</u>	178	52.5	<u>180</u>	<u>51.7</u>	181	51.7
458.sjeng	518	23.3	<u>484</u>	<u>25.0</u>	483	25.0	475	25.5	<u>475</u>	<u>25.5</u>	475	25.4
462.libquantum	<u>6.95</u>	<u>2980</u>	6.95	2980	7.12	2910	<u>6.95</u>	<u>2980</u>	6.95	2980	7.12	2910
464.h264ref	<u>486</u>	<u>45.5</u>	486	45.5	485	45.6	441	50.1	441	50.2	<u>441</u>	<u>50.2</u>
471.omnetpp	352	17.7	245	25.5	<u>246</u>	<u>25.5</u>	178	35.1	179	35.0	<u>178</u>	<u>35.0</u>
473.astar	273	25.7	268	26.2	<u>268</u>	<u>26.2</u>	273	25.7	268	26.2	<u>268</u>	<u>26.2</u>
483.xalancbmk	141	48.8	136	50.7	<u>136</u>	<u>50.7</u>	<u>138</u>	<u>50.1</u>	138	50.1	138	50.1

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:

```

Intel HT Technology = Disabled
CPU performance set to HPC
Power Technology set to Custom
CPU Power State C6 set to Enabled
CPU Power State C1 Enhanced set to Disabled
Energy Performance policy set to Performance
Memory RAS configuration set to Maximum Performance
DRAM Clock Throttling Set to Performance
LV DDR Mode set to Performance-mode
DRAM Refresh Rate Set to 1x
Sysinfo program /opt/cpu2006-1.2/config/sysinfo.rev6818
$Rev: 6818 $ $Date:: 2012-07-17 #$ e86d102572650a6e4d596a3cee98f191
running on localhost.localdomain Thu Oct 17 15:30:53 2013

```

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```

From /proc/cpuinfo
model name : Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz
2 "physical id"s (chips)
16 "processors"

```

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M3 (Intel Xeon E5-2650 v2, 2.60 GHz)

SPECint2006 = 49.8

SPECint_base2006 = 46.7

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2013

Hardware Availability: Sep-2013

Software Availability: Sep-2013

Platform Notes (Continued)

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 8
siblings  : 8
physical 0: cores 0 1 2 3 4 5 6 7
physical 1: cores 0 1 2 3 4 5 6 7
cache size : 20480 KB
```

```
From /proc/meminfo
MemTotal:      132126400 kB
HugePages_Total:      0
Hugepagesize:    2048 kB
```

```
/usr/bin/lsb_release -d
Red Hat Enterprise Linux Server release 6.4 (Santiago)
```

```
From /etc/*release* /etc/*version*
redhat-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release: Red Hat Enterprise Linux Server release 6.4 (Santiago)
system-release-cpe: cpe:/o:redhat:enterprise_linux:6server:ga:server
```

```
uname -a:
Linux localhost.localdomain 2.6.32-358.el6.x86_64 #1 SMP Tue Jan 29 11:47:41
EST 2013 x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Oct 17 15:29
```

```
SPEC is set to: /opt/cpu2006-1.2
Filesystem      Type      Size  Used Avail Use% Mounted on
/dev/sdal       ext4      182G  125G   48G  73% /
```

```
Additional information from dmidecode:
BIOS Cisco Systems, Inc. C240M3.1.5.2.27.071120132247 07/11/2013
Memory:
16x 0xAD00 HMT31GR7EFR4C-RD 8 GB 1866 MHz 2 rank
8x NO DIMM NO DIMM
```

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2006-1.2/libs/32:/opt/cpu2006-1.2/libs/64:/opt/cpu2006-1.2/sh"
OMP_NUM_THREADS = "16"

Binaries compiled on a system with 1x Core i7-860 CPU + 8GB
memory using RedHat EL 6.4
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/redhat_transparent_hugepage/enabled
runspec command invoked through numactl i.e.:

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M3 (Intel Xeon E5-2650 v2, 2.60 GHz)

SPECint2006 = 49.8

SPECint_base2006 = 46.7

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Oct-2013
Hardware Availability: Sep-2013
Software Availability: Sep-2013

General Notes (Continued)

numactl --interleave=all runspec <etc>

Base Compiler Invocation

C benchmarks:
icc -m64

C++ benchmarks:
icpc -m64

Base Portability Flags

400.perlbench: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX_X64
401.bzip2: -DSPEC_CPU_LP64
403.gcc: -DSPEC_CPU_LP64
429.mcf: -DSPEC_CPU_LP64
445.gobmk: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
464.h264ref: -DSPEC_CPU_LP64
471.omnetpp: -DSPEC_CPU_LP64
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -parallel -opt-prefetch -auto-p32

C++ benchmarks:
-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -auto-p32
-Wl,-z,muldefs -L/sh -lsmartheap64

Base Other Flags

C benchmarks:
403.gcc: -Dalloca=_alloca



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M3 (Intel Xeon E5-2650 v2, 2.60 GHz)

SPECint2006 = 49.8

SPECint_base2006 = 46.7

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2013

Hardware Availability: Sep-2013

Software Availability: Sep-2013

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m64

400.perlbench: icc -m32

445.gobmk: icc -m32

464.h264ref: icc -m32

C++ benchmarks (except as noted below):

icpc -m32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

401.bzip2: -DSPEC_CPU_LP64

403.gcc: -DSPEC_CPU_LP64

429.mcf: -DSPEC_CPU_LP64

456.hmmmer: -DSPEC_CPU_LP64

458.sjeng: -DSPEC_CPU_LP64

462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX

473.astar: -DSPEC_CPU_LP64

483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-prefetch -ansi-alias

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div -prof-use(pass 2) -auto-ilp32
-opt-prefetch -ansi-alias

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -inline-alloc
-opt-malloc-options=3 -auto-ilp32

429.mcf: basepeak = yes

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2)
-ansi-alias

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M3 (Intel Xeon E5-2650 v2, 2.60 GHz)

SPECint2006 = 49.8

SPECint_base2006 = 46.7

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2013

Hardware Availability: Sep-2013

Software Availability: Sep-2013

Peak Optimization Flags (Continued)

456.hmmr: -xSSE4.2 -ipo -O3 -no-prec-div -unroll2 -auto-ilp32
-ansi-alias

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll4

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-opt-ra-region-strategy=block -ansi-alias
-Wl,-z,muldefs -L/sh -lsmarheap

473.astar: basepeak = yes

483.xalancbmk: -xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -ansi-alias
-Wl,-z,muldefs -L/sh -lsmarheap

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.html>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic14.0-official-linux64.20140128.xml>

<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2.20130717.xml>



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M3 (Intel Xeon E5-2650 v2, 2.60 GHz)

SPECint2006 = 49.8

SPECint_base2006 = 46.7

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Oct-2013

Hardware Availability: Sep-2013

Software Availability: Sep-2013

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Report generated on Thu Jul 24 18:15:17 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 3 December 2013.