



SPEC® CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint®_rate2006 = 187

IBM System x3550 M3 (Intel Xeon L5630)

SPECint_rate_base2006 = 175

CPU2006 license: 11


Test date: May-2010

Test sponsor: IBM Corporation

Hardware Availability: Jun-2010

Tested by: IBM Corporation

Software Availability: Jan-2010



Hardware

CPU Name: Intel Xeon L5630
 CPU Characteristics: Intel Turbo Boost Technology up to 2.40 GHz
 CPU MHz: 2133
 FPU: Integrated
 CPU(s) enabled: 8 cores, 2 chips, 4 cores/chip, 2 threads/core
 CPU(s) orderable: 1,2 chip
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 12 MB I+D on chip per chip
 Other Cache: None
 Memory: 48 GB (12 x 4 GB PC3-10600R-ECC, CL9)
 Disk Subsystem: 1 x 73 GB SAS, 15000RPM
 Other Hardware: None

Software

Operating System: SuSe Linux Enterprise Server 11 (x86_64), Kernel 2.6.27.19-5-default
 Compiler: Intel C++ Professional Compiler for IA32 and Intel 64, Version 11.1 Build 20091130 Package ID: l_cproc_p_11.1.064
 Auto Parallel: No
 File System: ext3
 System State: Run level 3 (multi-user)
 Base Pointers: 32-bit
 Peak Pointers: 32/64-bit
 Other Software: Microquill SmartHeap V8.1



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint_rate2006 = 187

IBM System x3550 M3 (Intel Xeon L5630)

SPECint_rate_base2006 = 175

CPU2006 license: 11
Test sponsor: IBM Corporation
Tested by: IBM Corporation

Test date: May-2010
Hardware Availability: Jun-2010
Software Availability: Jan-2010

Results Table

| Benchmark | Base | | | | | | | Peak | | | | | | |
|----------------|--------|-------------|------------|-------------|------------|-------------|------------|--------|-------------|------------|------------|------------|-------------|------------|
| | Copies | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio | Copies | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio |
| 400.perlbench | 16 | 1080 | 145 | 1092 | 143 | 1087 | 144 | 16 | 919 | 170 | 919 | 170 | 909 | 172 |
| 401.bzip2 | 16 | 1382 | 112 | 1383 | 112 | 1382 | 112 | 16 | 1306 | 118 | 1306 | 118 | 1305 | 118 |
| 403.gcc | 16 | 876 | 147 | 889 | 145 | 876 | 147 | 16 | 901 | 143 | 886 | 145 | 886 | 145 |
| 429.mcf | 16 | 728 | 200 | 732 | 199 | 730 | 200 | 8 | 335 | 218 | 336 | 217 | 335 | 217 |
| 445.gobmk | 16 | 1013 | 166 | 1010 | 166 | 1014 | 166 | 16 | 927 | 181 | 928 | 181 | 929 | 181 |
| 456.hammer | 16 | 669 | 223 | 658 | 227 | 656 | 227 | 8 | 301 | 248 | 301 | 248 | 302 | 247 |
| 458.sjeng | 16 | 1258 | 154 | 1258 | 154 | 1257 | 154 | 16 | 1150 | 168 | 1151 | 168 | 1147 | 169 |
| 462.libquantum | 16 | 663 | 500 | 663 | 500 | 662 | 501 | 16 | 663 | 500 | 663 | 500 | 662 | 501 |
| 464.h264ref | 16 | 1631 | 217 | 1639 | 216 | 1666 | 213 | 16 | 1632 | 217 | 1650 | 215 | 1648 | 215 |
| 471.omnetpp | 16 | 706 | 142 | 705 | 142 | 706 | 142 | 16 | 658 | 152 | 658 | 152 | 658 | 152 |
| 473.astar | 16 | 1052 | 107 | 1051 | 107 | 1051 | 107 | 16 | 937 | 120 | 937 | 120 | 936 | 120 |
| 483.xalancbmk | 16 | 582 | 190 | 581 | 190 | 583 | 190 | 16 | 582 | 190 | 581 | 190 | 583 | 190 |

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.
numactl was used to bind copies to the cores

Platform Notes

Turbo Mode Enable
Turbo Boost set to Traditional
CPU C State Enable
Data Reuse Disable

General Notes

Binaries were compiled on SLES 10 with Binutils 2.18.50.0.7.20080502
'ulimit -s unlimited' was used to set the stack size to unlimited prior to run

Base Compiler Invocation

C benchmarks:
icc -m32

C++ benchmarks:
icpc -m32



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint_rate2006 = 187

IBM System x3550 M3 (Intel Xeon L5630)

SPECint_rate_base2006 = 175

CPU2006 license: 11

Test date: May-2010

Test sponsor: IBM Corporation

Hardware Availability: Jun-2010

Tested by: IBM Corporation

Software Availability: Jan-2010

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.icl1.1/libic11.1-32bit -lsmartheap

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

C++ benchmarks (except as noted below):

icpc -m32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
401.bzip2: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64
458.sjeng: -DSPEC_CPU_LP64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint_rate2006 = 187

IBM System x3550 M3 (Intel Xeon L5630)

SPECint_rate_base2006 = 175

CPU2006 license: 11

Test date: May-2010

Test sponsor: IBM Corporation

Hardware Availability: Jun-2010

Tested by: IBM Corporation

Software Availability: Jan-2010

Peak Portability Flags (Continued)

462.libquantum: -DSPEC_CPU_LINUX
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -ansi-alias

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -opt-prefetch -ansi-alias -auto-ilp32

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -static

429.mcf: -xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -O2
-ipo -no-prec-div -ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -static -unroll2
-ansi-alias -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -unroll4 -auto-ilp32

462.libquantum: basepeak = yes

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap

473.astar: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=routine -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmartheap64

Continued on next page



SPEC CINT2006 Result

Copyright 2006-2014 Standard Performance Evaluation Corporation

IBM Corporation

SPECint_rate2006 = 187

IBM System x3550 M3 (Intel Xeon L5630)

SPECint_rate_base2006 = 175

CPU2006 license: 11

Test date: May-2010

Test sponsor: IBM Corporation

Hardware Availability: Jun-2010

Tested by: IBM Corporation

Software Availability: Jan-2010

Peak Optimization Flags (Continued)

483.xalanbmk: basepeak = yes

Peak Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

The flags file that was used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100601.html>

You can also download the XML flags source by saving the following link:

<http://www.spec.org/cpu2006/flags/Intel-ic11.1-linux64-revE.20100601.xml>

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.
Report generated on Wed Jul 23 07:56:07 2014 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 1 June 2010.