



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Bronze 3508U, 2.10GHz)

SPECspeed®2017\_int\_base = 7.95

SPECspeed®2017\_int\_peak = 8.11

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023



### Hardware

CPU Name: Intel Xeon Bronze 3508U  
 Max MHz: 2200  
 Nominal: 2100  
 Enabled: 8 cores, 1 chip  
 Orderable: 1 Chips  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 2 MB I+D on chip per core  
 L3: 22.5 MB I+D on chip per chip  
 Other: None  
 Memory: 512 GB (8 x 64 GB 2Rx4 PC5-5600B-R, running at 4400)  
 Storage: 1 x 960 GB M.2 SSD SATA  
 Other: CPU Cooling: Air

### Software

OS: SUSE Linux Enterprise Server 15 SP5  
 5.14.21-150500.53-default  
 Compiler: C/C++: Version 2024.0.2 of Intel oneAPI DPC++/C++ Compiler for Linux;  
 Fortran: Version 2024.0.2 of Intel Fortran Compiler for Linux;  
 Parallel: Yes  
 Firmware: Version 4.3.3a released Jan-2024  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS set to prefer power save with minimal impact on performance



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Bronze 3508U, 2.10GHz)

SPECspeed®2017\_int\_base = 7.95

SPECspeed®2017\_int\_peak = 8.11

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Apr-2024  
**Hardware Availability:** Feb-2024  
**Software Availability:** Dec-2023

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	8	321	5.53	320	5.54	<b>320</b>	<b>5.54</b>	8	287	6.17	287	6.19	<b>287</b>	<b>6.18</b>
602.gcc_s	8	<b>519</b>	<b>7.67</b>	520	7.66	519	7.68	8	<b>490</b>	<b>8.13</b>	490	8.13	491	8.12
605.mcf_s	8	327	14.5	<b>326</b>	<b>14.5</b>	326	14.5	8	327	14.5	<b>326</b>	<b>14.5</b>	326	14.5
620.omnetpp_s	8	<b>227</b>	<b>7.17</b>	229	7.13	227	7.20	8	<b>227</b>	<b>7.17</b>	229	7.13	227	7.20
623.xalancbmk_s	8	158	8.97	157	9.03	<b>158</b>	<b>8.98</b>	8	158	8.97	157	9.03	<b>158</b>	<b>8.98</b>
625.x264_s	8	141	12.5	<b>141</b>	<b>12.5</b>	141	12.5	8	136	13.0	<b>136</b>	<b>13.0</b>	136	13.0
631.deepsjeng_s	8	<b>344</b>	<b>4.17</b>	344	4.17	343	4.18	8	<b>344</b>	<b>4.17</b>	344	4.17	343	4.18
641.leela_s	8	514	3.32	515	3.31	<b>514</b>	<b>3.32</b>	8	514	3.32	515	3.31	<b>514</b>	<b>3.32</b>
648.exchange2_s	8	<b>202</b>	<b>14.5</b>	205	14.3	202	14.6	8	<b>202</b>	<b>14.5</b>	205	14.3	202	14.6
657.xz_s	8	610	10.1	<b>610</b>	<b>10.1</b>	610	10.1	8	610	10.1	<b>610</b>	<b>10.1</b>	610	10.1

SPECspeed®2017\_int\_base = **7.95**

SPECspeed®2017\_int\_peak = **8.11**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
KMP\_AFFINITY = "granularity=fine,compact"  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"  
MALLOCONF = "retain:true"  
OMP\_STACKSIZE = "192M"

## General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM  
memory using Redhat Enterprise Linux 8.0  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches  
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)  
is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)  
is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)  
is mitigated in the system as tested and documented.  
jemalloc, a general purpose malloc implementation  
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5  
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Bronze 3508U, 2.10GHz)

SPECspeed®2017\_int\_base = 7.95

SPECspeed®2017\_int\_peak = 8.11

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2024

**Hardware Availability:** Feb-2024

**Software Availability:** Dec-2023

## Platform Notes

### BIOS Settings:

Enhanced CPU performance set to Auto  
Sub NUMA Clustering set to Disabled  
LLC Dead Line set to Disabled  
ADDDC Sparing set to Disabled  
Processor C6 Report set to Enabled  
UPI Power Management set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197  
running on localhost Sat Apr 13 06:02:16 2024

SUT (System Under Test) info as seen by some common utilities.

### Table of contents

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 249 (249.16+suse.171.gdad0071f15)
12. Failed units, from systemctl list-units --state=failed
13. Services, from systemctl list-unit-files
14. Linux kernel boot-time arguments, from /proc/cmdline
15. cpupower frequency-info
16. sysctl
17. /sys/kernel/mm/transparent\_hugepage
18. /sys/kernel/mm/transparent\_hugepage/khugepaged
19. OS release
20. Disk information
21. /sys/devices/virtual/dmi/id
22. dmidecode
23. BIOS

```
1. uname -a
Linux localhost 5.14.21-150500.53-default #1 SMP PREEMPT_DYNAMIC Wed May 10 07:56:26 UTC 2023 (b630043)
x86_64 x86_64 x86_64 GNU/Linux
```

```
2. w
06:02:16 up 0 min, 1 user, load average: 0.99, 0.39, 0.14
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT
root tty1 - 06:01 8.00s 1.51s 0.07s -bash
```

```
3. Username
From environment variable $USER: root
```

```
4. ulimit -a
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Bronze 3508U, 2.10GHz)

SPECspeed®2017\_int\_base = 7.95

SPECspeed®2017\_int\_peak = 8.11

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

### Platform Notes (Continued)

```

core file size      (blocks, -c) unlimited
data seg size      (kbytes, -d) unlimited
scheduling priority (-e) 0
file size          (blocks, -f) unlimited
pending signals    (-i) 2061916
max locked memory  (kbytes, -l) 64
max memory size    (kbytes, -m) unlimited
open files         (-n) 1024
pipe size          (512 bytes, -p) 8
POSIX message queues (bytes, -q) 819200
real-time priority (-r) 0
stack size        (kbytes, -s) unlimited
cpu time          (seconds, -t) unlimited
max user processes (-u) 2061916
virtual memory    (kbytes, -v) unlimited
file locks        (-x) unlimited

```

```

-----
5. sysinfo process ancestry
/usr/lib/systemd/systemd --switched-root --system --deserialize 30
login -- root
-bash
-bash
runcpu --define default-platform-flags -c ic2024.0.2-lin-sapphirerapids-speed-20231213.cfg --define cores=8
--tune all -o all --define drop_caches intspeed
runcpu --define default-platform-flags --configfile ic2024.0.2-lin-sapphirerapids-speed-20231213.cfg
--define cores=8 --tune all --output_format all --define drop_caches --nopower --runmode speed --tune
base:peak --size refspeak intspeed --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.081/templots/preenv.intspeed.081.0.log --lognum 081.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017

```

```

-----
6. /proc/cpuinfo
model name      : INTEL(R) XEON(R) BRONZE 3508U
vendor_id      : GenuineIntel
cpu family     : 6
model          : 143
stepping      : 8
microcode     : 0x2b000571
bugs           : spectre_v1 spectre_v2 spec_store_bypass swapgs eibrs_pbrsb
cpu cores     : 8
siblings      : 8
1 physical ids (chips)
8 processors (hardware threads)
physical id 0: core ids 0-7
physical id 0: apicids 0,2,4,6,8,10,12,14
Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for
virtualized systems. Use the above data carefully.

```

```

-----
7. lscpu

From lscpu from util-linux 2.37.4:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Address sizes: 46 bits physical, 57 bits virtual
Byte Order: Little Endian
CPU(s): 8
On-line CPU(s) list: 0-7

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Bronze 3508U, 2.10GHz)

SPECspeed®2017\_int\_base = 7.95

SPECspeed®2017\_int\_peak = 8.11

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Apr-2024  
**Hardware Availability:** Feb-2024  
**Software Availability:** Dec-2023

### Platform Notes (Continued)

```

Vendor ID: GenuineIntel
Model name: INTEL(R) XEON(R) BRONZE 3508U
CPU family: 6
Model: 143
Thread(s) per core: 1
Core(s) per socket: 8
Socket(s): 1
Stepping: 8
CPU max MHz: 2200.0000
CPU min MHz: 800.0000
BogoMIPS: 4200.00
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36
clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology
nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor
ds_cpl smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2
x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm
abm 3dnowprefetch cpuid_fault epb cat_l3 cat_l2 cdp_l3 invpcid_single
intel_ppin cdp_l2 ssbd mba ibrs ibpb stibp ibrs_enhanced fsgsbase
tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f
avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd
sha_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsavec cqm_llc
cqm_occup_llc cqm_mbm_total cqm_mbm_local split_lock_detect avx_vnni
avx512_bf16 wbnoinvd dtherm ida arat pln pts hwp hwp_act_window hwp_epp
hwp_pkg_req avx512vbmi umip pku ospke waitpkg avx512_vbmi2 gfni vaes
vpclmulqdq avx512_vnni avx512_bitalg tme avx512_vpopcntdq la57 rdpid
bus_lock_detect cldemote movdiri movdir64b enqcmd fsrm md_clear serialize
tsxldtrk pconfig arch_lbr avx512_fp16 flush_lld arch_capabilities

L1d cache: 384 KiB (8 instances)
L1i cache: 256 KiB (8 instances)
L2 cache: 16 MiB (8 instances)
L3 cache: 22.5 MiB (1 instance)
NUMA node(s): 1
NUMA node0 CPU(s): 0-7
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf: Not affected
Vulnerability Mds: Not affected
Vulnerability Meltdown: Not affected
Vulnerability Mmio stale data: Not affected
Vulnerability Retbleed: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1: Mitigation; usercopy/swaps barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Enhanced IBRS, IBPB conditional, RSB filling, PBRBS-eIBRS SW
sequence
Vulnerability Srbds: Not affected
Vulnerability Tsx async abort: Not affected

```

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	384K	12	Data	1	64	1	64
L1i	32K	256K	8	Instruction	1	64	1	64
L2	2M	16M	16	Unified	2	2048	1	64
L3	22.5M	22.5M	15	Unified	3	24576	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

available: 1 nodes (0)  
node 0 cpus: 0-7  
node 0 size: 515510 MB

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Bronze 3508U, 2.10GHz)

SPECspeed®2017\_int\_base = 7.95

SPECspeed®2017\_int\_peak = 8.11

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Apr-2024  
**Hardware Availability:** Feb-2024  
**Software Availability:** Dec-2023

### Platform Notes (Continued)

```
node 0 free: 514001 MB
node distances:
node 0
0: 10
```

```
-----
9. /proc/meminfo
MemTotal: 527882260 kB
```

```
-----
10. who -r
run-level 3 Apr 13 06:01
```

```
-----
11. Systemd service manager version: systemd 249 (249.16+suse.171.gdad0071f15)
Default Target Status
multi-user degraded
```

```
-----
12. Failed units, from systemctl list-units --state=failed
UNIT LOAD ACTIVE SUB DESCRIPTION
* smartd.service loaded failed failed Self Monitoring and Reporting Technology (SMART) Daemon
```

```
-----
13. Services, from systemctl list-unit-files
STATE UNIT FILES
enabled YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron display-manager getty@ irqbalance
issue-generator kbdsettings klog lvm2-monitor nscd postfix purge-kernels rollback rsyslog
smartd sshd systemd-pstore wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime systemd-remount-fs
disabled autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
firewalld gpm grub2-once haveged haveged-switch-root ipmi ipmievd issue-add-ssh-keys
kexec-load lunmask man-db-create multipathd nfs nfs-blkmap rpcbind rpmconfigcheck rsyncd
serial-getty@ smartd_generate_opts snmpd snmptrapd systemd-boot-check-no-failures
systemd-network-generator systemd-sysexit systemd-time-wait-sync systemd-timesyncd udisks2
vncserver@
indirect wickedd
```

```
-----
14. Linux kernel boot-time arguments, from /proc/cmdline
BOOT_IMAGE=/boot/vmlinuz-5.14.21-150500.53-default
root=UUID=a52509ae-6843-4da4-9108-8987d04eb252
splash=silent
mitigations=auto
quiet
security=apparmor
```

```
-----
15. cpupower frequency-info
analyzing CPU 0:
current policy: frequency should be within 800 MHz and 2.20 GHz.
The governor "performance" may decide which speed to use
within this range.
boost state support:
Supported: yes
Active: yes
```

```
-----
16. sysctl
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Bronze 3508U, 2.10GHz)

SPECspeed®2017\_int\_base = 7.95

SPECspeed®2017\_int\_peak = 8.11

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Apr-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

### Platform Notes (Continued)

```

kernel.numa_balancing          0
kernel.randomize_va_space     2
vm.compaction_proactiveness    20
vm.dirty_background_bytes      0
vm.dirty_background_ratio      10
vm.dirty_bytes                 0
vm.dirty_expire_centisecs     3000
vm.dirty_ratio                 20
vm.dirty_writeback_centisecs   500
vm.dirtytime_expire_seconds    43200
vm.extfrag_threshold           500
vm.min_unmapped_ratio         1
vm.nr_hugepages                0
vm.nr_hugepages_mempolicy      0
vm.nr_overcommit_hugepages     0
vm.swappiness                   1
vm.watermark_boost_factor      15000
vm.watermark_scale_factor      10
vm.zone_reclaim_mode           0

```

```

-----
17. /sys/kernel/mm/transparent_hugepage
defrag      [always] defer defer+madvise madvise never
enabled     [always] madvise never
hpage_pmd_size  2097152
shmem_enabled  always within_size advise [never] deny force

```

```

-----
18. /sys/kernel/mm/transparent_hugepage/khugepaged
alloc_sleep_millisecs  60000
defrag                  1
max_ptes_none          511
max_ptes_shared        256
max_ptes_swap          64
pages_to_scan          4096
scan_sleep_millisecs   10000

```

```

-----
19. OS release
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP5

```

```

-----
20. Disk information
SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda2       btrfs 222G  20G  198G  10% /home

```

```

-----
21. /sys/devices/virtual/dmi/id
Vendor:         Cisco Systems Inc
Product:        UCSC-C240-M7SX
Serial:         WZP27100DJ5

```

```

-----
22. dmidecode
Additional information from dmidecode 3.4 follows.  WARNING: Use caution when you interpret this section.
The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the
"DMTF SMBIOS" standard.

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Bronze 3508U, 2.10GHz)

SPECspeed®2017\_int\_base = 7.95

SPECspeed®2017\_int\_peak = 8.11

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2024

**Hardware Availability:** Feb-2024

**Software Availability:** Dec-2023

## Platform Notes (Continued)

Memory:

8x 0xCE00 M321R8GA0PB0-CWMCH 64 GB 2 rank 5600, configured at 4400

### 23. BIOS

(This section combines info from /sys/devices and dmidecode.)

BIOS Vendor: Cisco Systems, Inc.  
BIOS Version: C240M7.4.3.3a.0.0118241337  
BIOS Date: 01/18/2024  
BIOS Revision: 5.32

## Compiler Version Notes

C | 600.perlbench\_s(base, peak) 602.gcc\_s(base, peak) 605.mcf\_s(base, peak) 625.x264\_s(base, peak)  
| 657.xz\_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.0.2 Build 20231213  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

C++ | 620.omnetpp\_s(base, peak) 623.xalancbmk\_s(base, peak) 631.deepsjeng\_s(base, peak)  
| 641.leela\_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.0.2 Build 20231213  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

Fortran | 648.exchange2\_s(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2024.0.2 Build 20231213  
Copyright (C) 1985-2023 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx





# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Bronze 3508U, 2.10GHz)

SPECspeed®2017\_int\_base = 7.95

SPECspeed®2017\_int\_peak = 8.11

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2024

**Hardware Availability:** Feb-2024

**Software Availability:** Dec-2023

## Base Portability Flags

```
600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

C++ benchmarks:

```
-w -std=c++14 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

## Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Bronze 3508U, 2.10GHz)

SPECspeed®2017\_int\_base = 7.95

SPECspeed®2017\_int\_peak = 8.11

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2024

**Hardware Availability:** Feb-2024

**Software Availability:** Dec-2023

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
600.perlbench_s: -w -m64 -std=c11 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast(pass 1) -xCORE-AVX512 -O3 -ffast-math
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fiopenmp -DSPEC_OPENMP -fno-strict-overflow
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

602.gcc_s: -w -m64 -std=c11 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast(pass 1) -xCORE-AVX512 -O3 -ffast-math
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fiopenmp -DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

605.mcf_s: basepeak = yes

625.x264_s: -w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -O3
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-fno-alias -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

657.xz_s: basepeak = yes
```

C++ benchmarks:

```
620.omnetpp_s: basepeak = yes

623.xalancbmk_s: basepeak = yes

631.deepsjeng_s: basepeak = yes

641.leela_s: basepeak = yes
```

Fortran benchmarks:

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Bronze 3508U, 2.10GHz)

SPECspeed®2017\_int\_base = 7.95

SPECspeed®2017\_int\_peak = 8.11

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Apr-2024

**Hardware Availability:** Feb-2024

**Software Availability:** Dec-2023

## Peak Optimization Flags (Continued)

648.exchange2\_s:basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-EMR-revD.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-EMR-revD.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.9 on 2024-04-13 09:02:15-0400.

Report generated on 2024-05-07 22:22:23 by CPU2017 PDF formatter v6716.

Originally published on 2024-05-07.