



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6448H, 2.40GHz)

SPECspeed®2017\_int\_base = 15.9

SPECspeed®2017\_int\_peak = 16.2

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2023

Hardware Availability: Mar-2023

Software Availability: Dec-2022



### Hardware

CPU Name: Intel Xeon Gold 6448H  
 Max MHz: 4100  
 Nominal: 2400  
 Enabled: 64 cores, 2 chips  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 2 MB I+D on chip per core  
 L3: 60 MB I+D on chip per chip  
 Other: None  
 Memory: 1 TB (16 x 64 GB 2Rx4 PC5-4800B-R)  
 Storage: 1 x 960 GB M.2 SSD SATA  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP4  
 5.14.21-150400.22-default  
 Compiler: C/C++: Version 2023.0 of Intel oneAPI DPC++/C++  
 Compiler for Linux;  
 Fortran: Version 2023.0 of Intel Fortran Compiler  
 for Linux;  
 Parallel: Yes  
 Firmware: Version 4.3.1a released Feb-2023  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS set to prefer performance at the cost  
 of additional power usage



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6448H, 2.40GHz)

SPECspeed®2017\_int\_base = 15.9

SPECspeed®2017\_int\_peak = 16.2

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Mar-2023  
**Hardware Availability:** Mar-2023  
**Software Availability:** Dec-2022

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	64	174	10.2	<b>174</b>	<b>10.2</b>	174	10.2	64	162	11.0	<b>162</b>	<b>11.0</b>	161	11.0
602.gcc_s	64	316	12.6	<b>316</b>	<b>12.6</b>	317	12.5	64	<b>303</b>	<b>13.2</b>	303	13.2	303	13.2
605.mcf_s	64	<b>198</b>	<b>23.8</b>	198	23.8	199	23.8	64	<b>198</b>	<b>23.8</b>	198	23.8	199	23.8
620.omnetpp_s	64	<b>121</b>	<b>13.5</b>	120	13.6	122	13.4	64	<b>121</b>	<b>13.5</b>	120	13.6	122	13.4
623.xalancbmk_s	64	44.9	31.6	45.1	31.4	<b>45.1</b>	<b>31.5</b>	64	44.9	31.6	45.1	31.4	<b>45.1</b>	<b>31.5</b>
625.x264_s	64	<b>75.9</b>	<b>23.2</b>	75.9	23.2	75.9	23.2	64	<b>72.7</b>	<b>24.3</b>	72.7	24.3	72.9	24.2
631.deepsjeng_s	64	<b>190</b>	<b>7.55</b>	190	7.55	190	7.54	64	<b>190</b>	<b>7.55</b>	190	7.55	190	7.54
641.leela_s	64	277	6.16	<b>277</b>	<b>6.16</b>	277	6.16	64	277	6.16	<b>277</b>	<b>6.16</b>	277	6.16
648.exchange2_s	64	108	27.3	109	27.1	<b>108</b>	<b>27.3</b>	64	108	27.3	109	27.1	<b>108</b>	<b>27.3</b>
657.xz_s	64	225	27.4	<b>226</b>	<b>27.4</b>	226	27.4	64	225	27.4	<b>226</b>	<b>27.4</b>	226	27.4

SPECspeed®2017\_int\_base = **15.9**

SPECspeed®2017\_int\_peak = **16.2**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

SPEC has ruled that the compiler used for this result was performing a compilation that specifically improves the performance of the 523.xalancbmk\_r / 623.xalancbmk\_s benchmarks using a priori knowledge of the SPEC code and dataset to perform a transformation that has narrow applicability.

In order to encourage optimizations that have wide applicability (see rule 1.4 [https://www.spec.org/cpu2017/Docs/runrules.html#rule\\_1.4](https://www.spec.org/cpu2017/Docs/runrules.html#rule_1.4)), SPEC will no longer publish results using this optimization.

This result is left in the SPEC results database for historical reference.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
KMP\_AFFINITY = "granularity=fine,compact"  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"  
MALLOC\_CONF = "retain:true"  
OMP\_STACKSIZE = "192M"

## General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM memory using Redhat Enterprise Linux 8.0  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6448H, 2.40GHz)

SPECspeed®2017\_int\_base = 15.9

SPECspeed®2017\_int\_peak = 16.2

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Mar-2023

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

## General Notes (Continued)

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS Settings:

Intel Hyper-Threading Technology set to Disabled

Sub NUMA Clustering set to Disabled

LLC Dead Line set to Disabled

ADDDC Sparing set to Disabled

Processor C6 Report set to Enabled

UPI Link Enablement 1

UPI Link Power Management Enabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197

running on specsrv Thu May 4 03:34:19 2023

SUT (System Under Test) info as seen by some common utilities.

-----  
Table of contents  
-----

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 249 (249.11+suse.124.g2bc0b2c447)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. sysctl
16. /sys/kernel/mm/transparent\_hugepage
17. /sys/kernel/mm/transparent\_hugepage/khugepaged
18. OS release
19. Disk information
20. /sys/devices/virtual/dmi/id
21. dmidecode
22. BIOS

-----  
1. uname -a  
-----

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6448H, 2.40GHz)

SPECspeed®2017\_int\_base = 15.9

SPECspeed®2017\_int\_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2023

Hardware Availability: Mar-2023

Software Availability: Dec-2022

### Platform Notes (Continued)

Linux specsrv 5.14.21-150400.22-default #1 SMP PREEMPT\_DYNAMIC Wed May 11 06:57:18 UTC 2022 (49db222)  
x86\_64 x86\_64 x86\_64 GNU/Linux

2. w  
03:34:19 up 4:02, 1 user, load average: 40.05, 52.64, 54.51  
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT  
root tty1 - 23:34 3:59m 1.33s 0.18s -bash

3. Username  
From environment variable \$USER: root

4. ulimit -a  
core file size (blocks, -c) unlimited  
data seg size (kbytes, -d) unlimited  
scheduling priority (-e) 0  
file size (blocks, -f) unlimited  
pending signals (-i) 4126944  
max locked memory (kbytes, -l) 64  
max memory size (kbytes, -m) unlimited  
open files (-n) 1024  
pipe size (512 bytes, -p) 8  
POSIX message queues (bytes, -q) 819200  
real-time priority (-r) 0  
stack size (kbytes, -s) unlimited  
cpu time (seconds, -t) unlimited  
max user processes (-u) 4126944  
virtual memory (kbytes, -v) unlimited  
file locks (-x) unlimited

5. sysinfo process ancestry  
/usr/lib/systemd/systemd --switched-root --system --deserialize 30  
login -- root  
-bash  
-bash  
runcpu --define default-platform-flags -c ic2023.0-lin-sapphirerapids-speed-20221201.cfg --define cores=64  
--tune all -o all --define drop\_caches intspeed  
runcpu --define default-platform-flags --configfile ic2023.0-lin-sapphirerapids-speed-20221201.cfg --define  
cores=64 --tune all --output\_format all --define drop\_caches --nopower --runmode speed --tune base:peak  
--size refspeed intspeed --nopreenv --note-preenv --logfile  
\$SPEC/tmp/CPU2017.124/templogs/preenv.intspeed.124.0.log --lognum 124.0 --from\_runcpu 2  
specperl \$SPEC/bin/sysinfo  
\$SPEC = /home/cpu2017

6. /proc/cpuinfo  
model name : Intel(R) Xeon(R) Gold 6448H  
vendor\_id : GenuineIntel  
cpu family : 6  
model : 143  
stepping : 8  
microcode : 0x2b000161  
bugs : spectre\_v1 spectre\_v2 spec\_store\_bypass swapgs  
cpu cores : 32  
siblings : 32  
2 physical ids (chips)  
64 processors (hardware threads)

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6448H, 2.40GHz)

SPECspeed®2017\_int\_base = 15.9

SPECspeed®2017\_int\_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2023

Hardware Availability: Mar-2023

Software Availability: Dec-2022

### Platform Notes (Continued)

```

physical id 0: core ids 0-31
physical id 1: core ids 0-31
physical id 0: apicids
0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,56,58,60,62
physical id 1: apicids
128,130,132,134,136,138,140,142,144,146,148,150,152,154,156,158,160,162,164,166,168,170,172,174,176,178,1
80,182,184,186,188,190

```

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

#### 7. lscpu

From lscpu from util-linux 2.37.2:

```

Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Address sizes:          46 bits physical, 57 bits virtual
Byte Order:             Little Endian
CPU(s):                 64
On-line CPU(s) list:   0-63
Vendor ID:              GenuineIntel
Model name:              Intel(R) Xeon(R) Gold 6448H
CPU family:              6
Model:                  143
Thread(s) per core:     1
Core(s) per socket:     32
Socket(s):               2
Stepping:                8
CPU max MHz:            4100.0000
CPU min MHz:            800.0000
BogoMIPS:                4800.00
Flags:                   fpu_vme_de_pse_tsc_msr_pae_mce_cx8_apic_sep_mtrr_pge_mca_cmov_pat_pse36
                        clflush_dts_acpi_mmx_fxsr_sse_sse2_ss_ht_tm_pbe_syscall_nx_pdpelgb_rdtscp
                        lm_constant_tsc_art_arch_perfmon_pebs_bts_rep_good_nopl_xtopology
                        nonstop_tsc_cpuid_aperfperf_tsc_known_freq_pni_pclmulqdq_dtes64_monitor
                        ds_cpl_vmx_smx_est_tm2_sse3_sdbg_fma_cx16_xtpr_pdc_m_pcid_dca_sse4_1
                        sse4_2_x2apic_movbe_popcnt_tsc_deadline_timer_aes_xsave_avx_f16c_rdrand
                        lahf_lm_abm_3dnowprefetch_cpuid_fault_epb_cat_l3_cat_l2_cdp_l3
                        invpcid_single_intel_ppin_cdp_l2_ssb_mba_ibrs_ibpb_stibp_ibrs_enhanced
                        tpr_shadow_vnmi_flexpriority_ept_vpid_ept_ad_fsgsbase_tsc_adjust_bmi1_hle
                        avx2_smep_bmi2_erms_invpcid_rtm_cqm_rdt_a_avx512f_avx512dq_rdseed_adx_smap
                        avx512ifma_clflushopt_clwb_intel_pt_avx512cd_sha_ni_avx512bw_avx512vl
                        xsaveopt_xsavec_xgetbv1_xsaves_cqm_llc_cqm_occup_llc_cqm_mbm_total
                        cqm_mbm_local_split_lock_detect_avx_vnni_avx512_bf16_wbnoinvd_dtherm_ida
                        arat_pln_pts_hwp_hwp_act_window_hwp_epp_hwp_pkg_req_avx512vbmi_umip_pku
                        ospke_waitpkg_avx512_vbmi2_gfni_vaes_vpclmulqdq_avx512_vnni_avx512_bitalg
                        tme_avx512_vpopcntdq_la57_rdpid_bus_lock_detect_cldemote_movdiri_movdir64b
                        enqcmd_fsrn_md_clear_serialize_tsxldtrk_pconfig_arch_lbr_avx512_fp16
                        amx_tile_flush_lld_arch_capabilities
Virtualization:         VT-x
L1d cache:              3 MiB (64 instances)
L1i cache:              2 MiB (64 instances)
L2 cache:                128 MiB (64 instances)
L3 cache:                120 MiB (2 instances)
NUMA node(s):           4
NUMA node0 CPU(s):      0-15
NUMA node1 CPU(s):      16-31
NUMA node2 CPU(s):      32-47
NUMA node3 CPU(s):      48-63
Vulnerability Itlb multihit: Not affected

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6448H, 2.40GHz)

SPECspeed®2017\_int\_base = 15.9

SPECspeed®2017\_int\_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2023

Hardware Availability: Mar-2023

Software Availability: Dec-2022

### Platform Notes (Continued)

Vulnerability L1tf: Not affected  
 Vulnerability Mds: Not affected  
 Vulnerability Meltdown: Not affected  
 Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp  
 Vulnerability Spectre v1: Mitigation; usercopy/swaps barriers and \_\_user pointer sanitization  
 Vulnerability Spectre v2: Mitigation; Enhanced IBRS, IBPB conditional, RSB filling  
 Vulnerability Srbds: Not affected  
 Vulnerability Tsx async abort: Not affected

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	3M	12	Data	1	64	1	64
L1i	32K	2M	8	Instruction	1	64	1	64
L2	2M	128M	16	Unified	2	2048	1	64
L3	60M	120M	15	Unified	3	65536	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

```
available: 4 nodes (0-3)
node 0 cpus: 0-15
node 0 size: 258042 MB
node 0 free: 256271 MB
node 1 cpus: 16-31
node 1 size: 257658 MB
node 1 free: 242707 MB
node 2 cpus: 32-47
node 2 size: 258043 MB
node 2 free: 257373 MB
node 3 cpus: 48-63
node 3 size: 258014 MB
node 3 free: 257248 MB
node distances:
node  0  1  2  3
0:  10  20  20  20
1:  20  10  20  20
2:  20  20  10  20
3:  20  20  20  10
```

9. /proc/meminfo

MemTotal: 1056522392 kB

10. who -r

run-level 3 May 3 23:32

11. Systemd service manager version: systemd 249 (249.11+suse.124.g2bc0b2c447)

```
Default Target Status
multi-user      running
```

12. Services, from systemctl list-unit-files

```
STATE UNIT FILES
enabled YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron getty@ haveged irqbalance
issue-generator kbdsettings klog lvm2-monitor nscd postfix purge-kernels rollback rsyslog
smartd sshd wicked-wicked-auto4 wicked-dhcp4 wicked-dhcp6 wicked-nanny
enabled-runtime systemd-remount-fs
disabled autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6448H, 2.40GHz)

SPECspeed®2017\_int\_base = 15.9

SPECspeed®2017\_int\_peak = 16.2

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Mar-2023

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

### Platform Notes (Continued)

```

chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
firewalld gpm grub2-once haveged-switch-root ipmi ipmievd issue-add-ssh-keys kexec-load
lunmask man-db-create multipathd nfs nfs-blkmap rdisc rpcbind rpmconfigcheck rsyncd
serial-getty@ smartd_generate_opts snmpd snmptrapd svnserve systemd-boot-check-no-failures
systemd-network-generator systemd-sysexit systemd-time-wait-sync systemd-timesyncd udisks2
wickedd

```

indirect

-----  
13. Linux kernel boot-time arguments, from /proc/cmdline

```

BOOT_IMAGE=/boot/vmlinuz-5.14.21-150400.22-default
root=UUID=7a984919-bd0d-4451-8476-5139e3d5b29b
splash=silent
mitigations=auto
quiet
security=apparmor

```

-----  
14. cpupower frequency-info

```

analyzing CPU 0:
  current policy: frequency should be within 800 MHz and 4.10 GHz.
                  The governor "powersave" may decide which speed to use
                  within this range.

boost state support:
  Supported: yes
  Active: yes

```

-----  
15. sysctl

```

kernel.numa_balancing          1
kernel.randomize_va_space      2
vm.compaction_proactiveness    20
vm.dirty_background_bytes      0
vm.dirty_background_ratio      10
vm.dirty_bytes                  0
vm.dirty_expire_centisecs      3000
vm.dirty_ratio                  20
vm.dirty_writeback_centisecs   500
vm.dirtytime_expire_seconds    43200
vm.extfrag_threshold           500
vm.min_unmapped_ratio          1
vm.nr_hugepages                 0
vm.nr_hugepages_mempolicy      0
vm.nr_overcommit_hugepages     0
vm.swappiness                    1
vm.watermark_boost_factor      15000
vm.watermark_scale_factor      10
vm.zone_reclaim_mode           0

```

-----  
16. /sys/kernel/mm/transparent\_hugepage

```

defrag          [always] defer defer+madvise madvise never
enabled         [always] madvise never
hpage_pmd_size 2097152
shmem_enabled  always within_size advise [never] deny force

```

-----  
17. /sys/kernel/mm/transparent\_hugepage/khugepaged

```

alloc_sleep_millisecs  60000
defrag                  1
max_ptes_none           511

```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6448H, 2.40GHz)

SPECspeed®2017\_int\_base = 15.9

SPECspeed®2017\_int\_peak = 16.2

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Mar-2023

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

### Platform Notes (Continued)

```

max_ptes_shared      256
max_ptes_swap        64
pages_to_scan        4096
scan_sleep_millisecs 10000

```

```

-----
18. OS release
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP4

```

```

-----
19. Disk information
SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sdb3 xfs 220G 26G 195G 12% /

```

```

-----
20. /sys/devices/virtual/dmi/id
Vendor:      Cisco Systems Inc
Product:     UCSC-C240-M7SX
Serial:      WZP26330JLV

```

```

-----
21. dmidecode
Additional information from dmidecode 3.2 follows.  WARNING: Use caution when you interpret this section.
The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately
determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the
"DMTF SMBIOS" standard.
Memory:
  16x 0xAD00 HMC94MEBRA109N 64 GB 2 rank 4800

```

```

-----
22. BIOS
(This section combines info from /sys/devices and dmidecode.)
  BIOS Vendor:      Cisco Systems, Inc.
  BIOS Version:     C240M7.4.3.1a.0.0201231701
  BIOS Date:        02/01/2023
  BIOS Revision:    5.29
The system clock was reset to a future date before running the test
and the exact test date is updated

```

### Compiler Version Notes

```

=====
C      | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base, peak) 625.x264_s(base, peak)
      | 657.xz_s(base, peak)

```

```

-----
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

```

```

=====
C++    | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak) 631.deepsjeng_s(base, peak)
      | 641.leela_s(base, peak)

```

```

-----
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

```

(Continued on next page)





# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6448H, 2.40GHz)

SPECspeed®2017\_int\_base = 15.9

SPECspeed®2017\_int\_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2023

Hardware Availability: Mar-2023

Software Availability: Dec-2022

## Compiler Version Notes (Continued)

=====  
Fortran | 648.exchange2\_s(base, peak)  
=====

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201  
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.  
=====

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

## Base Portability Flags

600.perlbench\_s: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
602.gcc\_s: -DSPEC\_LP64  
605.mcf\_s: -DSPEC\_LP64  
620.omnetpp\_s: -DSPEC\_LP64  
623.xalancbmk\_s: -DSPEC\_LP64 -DSPEC\_LINUX  
625.x264\_s: -DSPEC\_LP64  
631.deepsjeng\_s: -DSPEC\_LP64  
641.leela\_s: -DSPEC\_LP64  
648.exchange2\_s: -DSPEC\_LP64  
657.xz\_s: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-m64 -std=c11 -Wl,-z,muldefs -xsaphirerapids -O3 -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp  
-DSPEC\_OPENMP -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

C++ benchmarks:

-m64 -std=c++14 -Wl,-z,muldefs -xsaphirerapids -O3 -ffast-math  
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6448H, 2.40GHz)

SPECspeed®2017\_int\_base = 15.9

SPECspeed®2017\_int\_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2023

Hardware Availability: Mar-2023

Software Availability: Dec-2022

## Base Optimization Flags (Continued)

Fortran benchmarks:

```
-m64 -Wl,-z,muldefs -xsaphirerapids -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

## Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
600.perlbench_s: -m64 -std=c11 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast(pass 1) -xCORE-AVX512 -O3 -ffast-math
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fiopenmp -DSPEC_OPENMP -fno-strict-overflow
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

```
602.gcc_s: -m64 -std=c11 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast(pass 1) -xCORE-AVX512 -O3 -ffast-math
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-fiopenmp -DSPEC_OPENMP -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc
```

(Continued on next page)



# SPEC CPU®2017 Integer Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 6448H, 2.40GHz)

SPECspeed®2017\_int\_base = 15.9

SPECspeed®2017\_int\_peak = 16.2

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Mar-2023

**Hardware Availability:** Mar-2023

**Software Availability:** Dec-2022

## Peak Optimization Flags (Continued)

605.mcf\_s: basepeak = yes

```
625.x264_s: -m64 -std=c11 -Wl,-z,muldefs -xsapphirerapids -O3
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-fno-alias -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

657.xz\_s: basepeak = yes

C++ benchmarks:

620.omnetpp\_s: basepeak = yes

623.xalancbmk\_s: basepeak = yes

631.deepsjeng\_s: basepeak = yes

641.leela\_s: basepeak = yes

Fortran benchmarks:

648.exchange2\_s: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2023-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-SPR-revE.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2023-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-SPR-revE.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.9 on 2023-05-04 06:34:19-0400.

Report generated on 2024-01-29 17:29:21 by CPU2017 PDF formatter v6716.

Originally published on 2023-03-29.