



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6326, 2.90GHz)

SPECrate®2017\_int\_base = 261

SPECrate®2017\_int\_peak = 269

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Sep-2021

Software Availability: Jun-2021



### Hardware

CPU Name: Intel Xeon Gold 6326  
 Max MHz: 3500  
 Nominal: 2900  
 Enabled: 32 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 48 KB D on chip per core  
 L2: 1.25 MB I+D on chip per core  
 L3: 24 MB I+D on chip per chip  
 Other: None  
 Memory: 2 TB (32 x 64 GB 2Rx4 PC4-3200AA-R)  
 Storage: 1 x 480 GB SSD SATA  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP3 5.3.18-57-default  
 Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;  
 Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;  
 C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux  
 Parallel: No  
 Firmware: Version 5.0.1d released Aug-2021  
 File System: xfs  
 System State: Run level 5 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 32/64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6326, 2.90GHz)

SPECrate®2017\_int\_base = 261

SPECrate®2017\_int\_peak = 269

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: Oct-2021  
Hardware Availability: Sep-2021  
Software Availability: Jun-2021

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	64	577	177	577	177	<b>577</b>	<b>177</b>	64	493	207	494	206	<b>493</b>	<b>207</b>
502.gcc_r	64	418	217	<b>418</b>	<b>217</b>	419	216	64	363	249	365	248	<b>364</b>	<b>249</b>
505.mcf_r	64	229	452	<b>229</b>	<b>452</b>	230	450	64	229	452	<b>229</b>	<b>452</b>	230	450
520.omnetpp_r	64	526	160	524	160	<b>524</b>	<b>160</b>	64	526	160	524	160	<b>524</b>	<b>160</b>
523.xalancbmk_r	64	<b>202</b>	<b>335</b>	203	333	202	335	64	<b>202</b>	<b>335</b>	203	333	202	335
525.x264_r	64	208	538	<b>208</b>	<b>538</b>	208	539	64	199	563	198	565	<b>199</b>	<b>564</b>
531.deepsjeng_r	64	371	198	371	198	<b>371</b>	<b>198</b>	64	371	198	371	198	<b>371</b>	<b>198</b>
541.leela_r	64	548	193	549	193	<b>548</b>	<b>193</b>	64	548	193	549	193	<b>548</b>	<b>193</b>
548.exchange2_r	64	313	535	<b>314</b>	<b>534</b>	315	532	64	313	535	<b>314</b>	<b>534</b>	315	532
557.xz_r	64	483	143	<b>483</b>	<b>143</b>	483	143	64	493	140	492	140	<b>493</b>	<b>140</b>

SPECrate®2017\_int\_base = **261**

SPECrate®2017\_int\_peak = **269**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH =  
"/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"  
MALLOC\_CONF = "retain:true"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7940X CPU + 64GB RAM memory using openSUSE Leap 15.2  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6326, 2.90GHz)

SPECrate®2017\_int\_base = 261

SPECrate®2017\_int\_peak = 269

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Sep-2021

**Software Availability:** Jun-2021

## General Notes (Continued)

runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation  
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5  
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

## Platform Notes

BIOS Settings:

Adjacent Cache Line Prefetcher set to Disabled

DCU Streamer Prefetch set to Disabled

UPI Link Enablement set to 1

UPI Power Management set to Enabled

Sub NUMA Clustering set to Enabled

LLC Dead Line set to Disabled

Memory Refresh Rate set to 1x Refresh

ADDDC Sparing set to Disabled

Patrol Scrub set to Disabled

Processor C6 Report set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d  
running on perf-blade1 Mon Oct 25 00:12:21 2021

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6326 CPU @ 2.90GHz

2 "physical id"s (chips)

64 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 16

siblings : 32

physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu from util-linux 2.36.2:

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6326, 2.90GHz)

SPECrate®2017\_int\_base = 261

SPECrate®2017\_int\_peak = 269

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Sep-2021

**Software Availability:** Jun-2021

### Platform Notes (Continued)

```

Architecture:                x86_64
CPU op-mode(s):              32-bit, 64-bit
Byte Order:                   Little Endian
Address sizes:                46 bits physical, 57 bits virtual
CPU(s):                       64
On-line CPU(s) list:         0-63
Thread(s) per core:           2
Core(s) per socket:          16
Socket(s):                    2
NUMA node(s):                 4
Vendor ID:                    GenuineIntel
CPU family:                   6
Model:                        106
Model name:                   Intel(R) Xeon(R) Gold 6326 CPU @ 2.90GHz
Stepping:                     6
CPU MHz:                      2519.705
CPU max MHz:                  3500.0000
CPU min MHz:                  800.0000
BogoMIPS:                     5800.00
Virtualization:              VT-x
L1d cache:                    1.5 MiB
L1i cache:                    1 MiB
L2 cache:                     40 MiB
L3 cache:                     48 MiB
NUMA node0 CPU(s):           0-7,32-39
NUMA node1 CPU(s):           8-15,40-47
NUMA node2 CPU(s):           16-23,48-55
NUMA node3 CPU(s):           24-31,56-63
Vulnerability Itlb multihit:  Not affected
Vulnerability L1tf:           Not affected
Vulnerability Mds:            Not affected
Vulnerability Meltdown:       Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1:     Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2:     Mitigation; Enhanced IBRS, IBPB conditional, RSB filling
Vulnerability Srbds:          Not affected
Vulnerability Tsx async abort: Not affected
Flags:                         fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6326, 2.90GHz)

SPECrate®2017\_int\_base = 261

SPECrate®2017\_int\_peak = 269

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2021

Hardware Availability: Sep-2021

Software Availability: Jun-2021

### Platform Notes (Continued)

flexpriority ept vpid ept\_ad fsgsbase tsc\_adjust bmil hle avx2 smep bmi2 erms  
invpcid rtm cqm rdt\_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb  
intel\_pt avx512cd sha\_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm\_llc  
cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local split\_lock\_detect wbnoinvd dtherm ida arat  
pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req avx512vbmi umip pku ospke  
avx512\_vbmi2 gfni vaes vpclmulqdq avx512\_vnni avx512\_bitalg tme avx512\_vpopcntdq  
la57 rdpid fsrm md\_clear pconfig flush\_lld arch\_capabilities

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	1.5M	12	Data	1	64	1	64
L1i	32K	1M	8	Instruction	1	64	1	64
L2	1.3M	40M	20	Unified	2	1024	1	64
L3	24M	48M	12	Unified	3	32768	1	64

/proc/cpuinfo cache data  
cache size : 24576 KB

From numactl --hardware

WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)

node 0 cpus: 0 1 2 3 4 5 6 7 32 33 34 35 36 37 38 39

node 0 size: 515651 MB

node 0 free: 515335 MB

node 1 cpus: 8 9 10 11 12 13 14 15 40 41 42 43 44 45 46 47

node 1 size: 516091 MB

node 1 free: 515633 MB

node 2 cpus: 16 17 18 19 20 21 22 23 48 49 50 51 52 53 54 55

node 2 size: 516091 MB

node 2 free: 515807 MB

node 3 cpus: 24 25 26 27 28 29 30 31 56 57 58 59 60 61 62 63

node 3 size: 516088 MB

node 3 free: 515510 MB

node distances:

node 0 1 2 3

0: 10 11 20 20

1: 11 10 20 20

2: 20 20 10 11

3: 20 20 11 10

From /proc/meminfo

MemTotal: 2113457540 kB

HugePages\_Total: 0

Hugepagesize: 2048 kB

/sys/devices/system/cpu/cpu\*/cpufreq/scaling\_governor has  
performance

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6326, 2.90GHz)

SPECrate®2017\_int\_base = 261

SPECrate®2017\_int\_peak = 269

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Sep-2021

**Software Availability:** Jun-2021

## Platform Notes (Continued)

From /etc/\*release\* /etc/\*version\*

os-release:

NAME="SLES"

VERSION="15-SP3"

VERSION\_ID="15.3"

PRETTY\_NAME="SUSE Linux Enterprise Server 15 SP3"

ID="sles"

ID\_LIKE="suse"

ANSI\_COLOR="0;32"

CPE\_NAME="cpe:/o:suse:sles:15:sp3"

uname -a:

Linux perf-blade1 5.3.18-57-default #1 SMP Wed Apr 28 10:54:41 UTC 2021 (ba3c2e9)

x86\_64 x86\_64 x86\_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):

Not affected

CVE-2018-3620 (L1 Terminal Fault):

Not affected

Microarchitectural Data Sampling:

Not affected

CVE-2017-5754 (Meltdown):

Not affected

CVE-2018-3639 (Speculative Store Bypass):

Mitigation: Speculative Store Bypass disabled via prctl and seccomp

CVE-2017-5753 (Spectre variant 1):

Mitigation: usercopy/swapgs barriers and \_\_user pointer sanitization

CVE-2017-5715 (Spectre variant 2):

Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

CVE-2020-0543 (Special Register Buffer Data Sampling):

Not affected

CVE-2019-11135 (TSX Asynchronous Abort):

Not affected

run-level 5 Oct 25 00:09

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda3	xfs	181G	25G	157G	14%	/home

From /sys/devices/virtual/dmi/id

Vendor: Cisco Systems Inc

Product: UCSX-210C-M6

Serial: FCH25057AMV

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6326, 2.90GHz)

SPECrate®2017\_int\_base = 261

SPECrate®2017\_int\_peak = 269

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2021  
**Hardware Availability:** Sep-2021  
**Software Availability:** Jun-2021

### Platform Notes (Continued)

frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

32x 0xCE00 M393A8G40AB2-CWE 64 GB 2 rank 3200

BIOS:

BIOS Vendor: Cisco Systems, Inc.  
BIOS Version: X210M6.5.0.1d.0.0816211754  
BIOS Date: 08/16/2021  
BIOS Revision: 5.22

(End of data from sysinfo program)

### Compiler Version Notes

=====  
C | 500.perlbench\_r(peak) 557.xz\_r(peak)  
-----

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C | 502.gcc\_r(peak)  
-----

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C | 500.perlbench\_r(base) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
525.x264\_r(base, peak) 557.xz\_r(base)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C | 500.perlbench\_r(peak) 557.xz\_r(peak)  
-----

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6326, 2.90GHz)

SPECrate®2017\_int\_base = 261

SPECrate®2017\_int\_peak = 269

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Sep-2021

**Software Availability:** Jun-2021

### Compiler Version Notes (Continued)

=====  
C | 502.gcc\_r(peak)  
-----

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C | 500.perlbench\_r(base) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
525.x264\_r(base, peak) 557.xz\_r(base)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C | 500.perlbench\_r(peak) 557.xz\_r(peak)  
-----

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112\_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C | 502.gcc\_r(peak)  
-----

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C | 500.perlbench\_r(base) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
525.x264\_r(base, peak) 557.xz\_r(base)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.  
-----

=====  
C++ | 520.omnetpp\_r(base, peak) 523.xalanbmk\_r(base, peak)  
531.deepsjeng\_r(base, peak) 541.leela\_r(base, peak)

(Continued on next page)





# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6326, 2.90GHz)

SPECrate®2017\_int\_base = 261

SPECrate®2017\_int\_peak = 269

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Sep-2021

**Software Availability:** Jun-2021

## Compiler Version Notes (Continued)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

-----  
=====

```
Fortran | 548.exchange2_r(base, peak)
```

-----  
=====

```
Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000  
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
```

## Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

## Base Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64  
502.gcc_r: -DSPEC_LP64  
505.mcf_r: -DSPEC_LP64  
520.omnetpp_r: -DSPEC_LP64  
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX  
525.x264_r: -DSPEC_LP64  
531.deepsjeng_r: -DSPEC_LP64  
541.leela_r: -DSPEC_LP64  
548.exchange2_r: -DSPEC_LP64  
557.xz_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math
```

(Continued on next page)



# SPEC CPU<sup>®</sup>2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6326, 2.90GHz)

SPECrate<sup>®</sup>2017\_int\_base = 261

SPECrate<sup>®</sup>2017\_int\_peak = 269

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Sep-2021

**Software Availability:** Jun-2021

## Base Optimization Flags (Continued)

C benchmarks (continued):

```
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin  
-lqkmallocc
```

C++ benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto  
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4  
-mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin  
-lqkmallocc
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-auto -mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin  
-lqkmallocc
```

## Peak Compiler Invocation

C benchmarks (except as noted below):

icx

500.perlbench\_r: icc

557.xz\_r: icc

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

## Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64  
502.gcc_r: -D_FILE_OFFSET_BITS=64  
505.mcf_r: -DSPEC_LP64  
520.omnetpp_r: -DSPEC_LP64
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6326, 2.90GHz)

SPECrate®2017\_int\_base = 261

SPECrate®2017\_int\_peak = 269

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Sep-2021

**Software Availability:** Jun-2021

## Peak Portability Flags (Continued)

```
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

## Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-strict-overflow
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-lqkmallo
```

```
502.gcc_r: -m32
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/ia32_lin
-std=gnu89 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX512 -flto
-Ofast(pass 1) -O3 -ffast-math -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc32-5.0.1/lib -ljemallo
```

505.mcf\_r: basepeak = yes

```
525.x264_r: -w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -flto
-O3 -ffast-math -qopt-mem-layout-trans=4 -fno-alias
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-lqkmallo
```

```
557.xz_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-lqkmallo
```

C++ benchmarks:

520.omnetpp\_r: basepeak = yes

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M6 (Intel Xeon Gold 6326, 2.90GHz)

SPECrate®2017\_int\_base = 261

SPECrate®2017\_int\_peak = 269

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2021

**Hardware Availability:** Sep-2021

**Software Availability:** Jun-2021

## Peak Optimization Flags (Continued)

523.xalancbmk\_r: basepeak = yes

531.deepsjeng\_r: basepeak = yes

541.leela\_r: basepeak = yes

Fortran benchmarks:

548.exchange2\_r: basepeak = yes

The flags files that were used to format this result can be browsed at

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.html](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html)

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-ICX-revJ.html>

You can also download the XML flags sources by saving the following links:

[http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64\\_revA.xml](http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml)

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-ICX-revJ.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2021-10-25 03:12:20-0400.

Report generated on 2021-11-16 13:55:38 by CPU2017 PDF formatter v6442.

Originally published on 2021-11-15.