SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECrate®2017_fp_base = 208

SPECrate®2017_fp_peak = 214

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jan-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Benchmark	Copies	base	peak
503.bwaves_r	48	620	620
507.cactuBSSN_r	48	137	137
508.namd_r	48	129	130
510.parest_r	48	153	153
511.povray_r	48	207	242
519.lbm_r	48	123	135
521.wrf_r	48	237	243
526.blender_r	48	192	192
527.cam4_r	48	211	219
538.imagick_r	48	427	425
544.nab_r	48	295	295
549.fotonik3d_r	48	213	213
554.roms_r	48	128	135

SPECrate®2017_fp_base (208)   SPECrate®2017_fp_peak (214)

Hardware

CPU Name: Intel Xeon Gold 6128
 Max MHz: 3700
 Nominal: 3400
Enabled: 24 cores, 4 chips, 2 threads/core
Orderable: 2,4 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 19.25 MB I+D on chip per chip
 Other: None
Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)
Storage: 1 x 1 TB HDD, 7.2K RPM
Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64)
4.4.120-92.70-default
Compiler: C/C++: Version 19.0.0.117 of Intel C/C++ Compiler for Linux;
Fortran: Version 19.0.0.117 of Intel Fortran Compiler for Linux
Parallel: No
Firmware: Version 3.1.3e released Jun-2018
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: None
Power Management: --

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECrate®2017_fp_base = 208

SPECrate®2017_fp_peak = 214

CPU2017 License:	9019	**Test Date:**	Jan-2019
Test Sponsor:	Cisco Systems	**Hardware Availability:**	Aug-2017
Tested by:	Cisco Systems	**Software Availability:**	Oct-2018

Results Table

Benchmark	Base						Peak					
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	48	776	621	777	619	**776**	**620**	48	**776**	**620**	776	620	776	621
507.cactuBSSN_r	48	**444**	**137**	444	137	443	137	48	444	137	443	137	**443**	**137**
508.namd_r	48	351	130	**353**	**129**	354	129	48	**349**	**130**	349	131	350	130
510.parest_r	48	821	153	**821**	**153**	821	153	48	821	153	822	153	**821**	**153**
511.povray_r	48	541	207	544	206	**543**	**207**	48	456	246	**463**	**242**	464	242
519.lbm_r	48	412	123	413	122	**413**	**123**	48	**375**	**135**	377	134	375	135
521.wrf_r	48	455	236	**453**	**237**	451	238	48	445	241	**443**	**243**	440	244
526.blender_r	48	381	192	380	192	**381**	**192**	48	**381**	**192**	382	191	380	192
527.cam4_r	48	**399**	**211**	400	210	398	211	48	389	216	**383**	**219**	378	222
538.imagick_r	48	280	427	280	426	**280**	**427**	48	**281**	**425**	281	424	280	427
544.nab_r	48	276	293	**274**	**295**	274	295	48	**274**	**295**	273	296	275	293
549.fotonik3d_r	48	**880**	**213**	882	212	878	213	48	880	213	876	213	**880**	**213**
554.roms_r	48	591	129	594	128	**594**	**128**	48	565	135	**564**	**135**	562	136

SPECrate®2017_fp_base =	**208**
SPECrate®2017_fp_peak =	**214**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>   /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org) https://www.spec.org/

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECrate®2017_fp_base = 208

SPECrate®2017_fp_peak = 214

CPU2017 License:	9019	**Test Date:**	Jan-2019
Test Sponsor:	Cisco Systems	**Hardware Availability:**	Aug-2017
Tested by:	Cisco Systems	**Software Availability:**	Oct-2018

General Notes (Continued)

```
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
```

Platform Notes

```
BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
 running on linux-e8np Tue Jan 29 00:15:56 2019

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Gold 6128 CPU @ 3.40GHz
       4  "physical id"s (chips)
       48 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 6
       siblings  : 12
       physical 0: cores 0 6 9 10 11 13
       physical 1: cores 0 6 9 10 11 13
       physical 2: cores 0 3 4 9 12 14
       physical 3: cores 0 6 9 10 11 13

 From lscpu:
       Architecture:          x86_64
       CPU op-mode(s):        32-bit, 64-bit
       Byte Order:            Little Endian
       CPU(s):                48
       On-line CPU(s) list:   0-47
       Thread(s) per core:    2
       Core(s) per socket:    6
       Socket(s):             4
       NUMA node(s):          8
```

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECrate®2017_fp_base = 208

SPECrate®2017_fp_peak = 214

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jan-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Platform Notes (Continued)

```
         Vendor ID:              GenuineIntel
         CPU family:             6
         Model:                  85
         Model name:             Intel(R) Xeon(R) Gold 6128 CPU @ 3.40GHz
         Stepping:               4
         CPU MHz:                2667.299
         CPU max MHz:            3700.0000
         CPU min MHz:            1200.0000
         BogoMIPS:               6792.73
         Virtualization:         VT-x
         L1d cache:              32K
         L1i cache:              32K
         L2 cache:               1024K
         L3 cache:               19712K
         NUMA node0 CPU(s):      0,2,3,24,26,27
         NUMA node1 CPU(s):      1,4,5,25,28,29
         NUMA node2 CPU(s):      6,8,9,30,32,33
         NUMA node3 CPU(s):      7,10,11,31,34,35
         NUMA node4 CPU(s):      12,13,15,36,37,39
         NUMA node5 CPU(s):      14,16,17,38,40,41
         NUMA node6 CPU(s):      18,20,21,42,44,45
         NUMA node7 CPU(s):      19,22,23,43,46,47
         Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
      pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
      lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
      aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
      fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
      xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
      dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxsw spec_ctrl stibp
      retpoline kaiser tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle
      avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt
      clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

  /proc/cpuinfo cache data
     cache size : 19712 KB

  From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
     available: 8 nodes (0-7)
     node 0 cpus: 0 2 3 24 26 27
     node 0 size: 192095 MB
     node 0 free: 191962 MB
     node 1 cpus: 1 4 5 25 28 29
     node 1 size: 193528 MB
     node 1 free: 193312 MB
     node 2 cpus: 6 8 9 30 32 33
     node 2 size: 193528 MB
```

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECrate®2017_fp_base = 208

SPECrate®2017_fp_peak = 214

Platform Notes (Continued)

```
    node 2 free: 193402 MB
    node 3 cpus: 7 10 11 31 34 35
    node 3 size: 193528 MB
    node 3 free: 193412 MB
    node 4 cpus: 12 13 15 36 37 39
    node 4 size: 193528 MB
    node 4 free: 193398 MB
    node 5 cpus: 14 16 17 38 40 41
    node 5 size: 193528 MB
    node 5 free: 193410 MB
    node 6 cpus: 18 20 21 42 44 45
    node 6 size: 193528 MB
    node 6 free: 193408 MB
    node 7 cpus: 19 22 23 43 46 47
    node 7 size: 193525 MB
    node 7 free: 193400 MB
    node distances:
    node   0   1   2   3   4   5   6   7
      0:  10  11  21  21  21  21  21  21
      1:  11  10  21  21  21  21  21  21
      2:  21  21  10  11  21  21  21  21
      3:  21  21  11  10  21  21  21  21
      4:  21  21  21  21  10  11  21  21
      5:  21  21  21  21  11  10  21  21
      6:  21  21  21  21  21  21  10  11
      7:  21  21  21  21  21  21  11  10

  From /proc/meminfo
    MemTotal:       1583914856 kB
    HugePages_Total:        0
    Hugepagesize:        2048 kB

  From /etc/*release* /etc/*version*
    SuSE-release:
       SUSE Linux Enterprise Server 12 (x86_64)
       VERSION = 12
       PATCHLEVEL = 2
       # This file is deprecated and will be removed in a future service pack or release.
       # Please check /etc/os-release for details about this release.
    os-release:
       NAME="SLES"
       VERSION="12-SP2"
       VERSION_ID="12.2"
       PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
       ID="sles"
       ANSI_COLOR="0;32"
       CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECrate®2017_fp_base = 208

SPECrate®2017_fp_peak = 214

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jan-2019

Hardware Availability: Aug-2017

Software Availability: Oct-2018

Platform Notes (Continued)

```
uname -a:
   Linux linux-e8np 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
   x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 28 23:42

SPEC is set to: /home/cpu2017
   Filesystem      Type  Size  Used Avail Use% Mounted on
   /dev/sda1       xfs   894G  120G  774G  14% /

Additional information from dmidecode follows.  WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
  BIOS Cisco Systems, Inc. C480M5.3.1.3e.0.0613181101 06/13/2018
  Memory:
   48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666

(End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C                  | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
                   | 544.nab_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++                | 508.namd_r(base, peak) 510.parest_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++, C             | 511.povray_r(base, peak) 526.blender_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
```

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECrate®2017_fp_base = 208

SPECrate®2017_fp_peak = 214

Compiler Version Notes (Continued)

```
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++, C, Fortran | 507.cactuBSSN_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
Fortran         | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
                | 554.roms_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
Fortran, C      | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.0.117 Build 20180804
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
```
icc -m64 -std=c11
```

C++ benchmarks:
```
icpc -m64
```

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECrate®2017_fp_base = 208

SPECrate®2017_fp_peak = 214

Base Compiler Invocation (Continued)

Fortran benchmarks:
```
ifort -m64
```

Benchmarks using both Fortran and C:
```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:
```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:
```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Base Portability Flags

503.bwaves_r: `-DSPEC_LP64`
507.cactuBSSN_r: `-DSPEC_LP64`
508.namd_r: `-DSPEC_LP64`
510.parest_r: `-DSPEC_LP64`
511.povray_r: `-DSPEC_LP64`
519.lbm_r: `-DSPEC_LP64`
521.wrf_r: `-DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian`
526.blender_r: `-DSPEC_LP64 -DSPEC_LINUX -funsigned-char`
527.cam4_r: `-DSPEC_LP64 -DSPEC_CASE_FLAG`
538.imagick_r: `-DSPEC_LP64`
544.nab_r: `-DSPEC_LP64`
549.fotonik3d_r: `-DSPEC_LP64`
554.roms_r: `-DSPEC_LP64`

Base Optimization Flags

C benchmarks:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

C++ benchmarks:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

Fortran benchmarks:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
```

(Continued on next page)

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECrate®2017_fp_base = 208

SPECrate®2017_fp_peak = 214

Base Optimization Flags (Continued)

Fortran benchmarks (continued):
```
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
-align array32byte
```

Benchmarks using both Fortran and C:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
-align array32byte
```

Benchmarks using both C and C++:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:
```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
-align array32byte
```

Peak Compiler Invocation

C benchmarks:
```
icc -m64 -std=c11
```

C++ benchmarks:
```
icpc -m64
```

Fortran benchmarks:
```
ifort -m64
```

Benchmarks using both Fortran and C:
```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:
```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:
```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Peak Portability Flags

```
Same as Base Portability Flags
```

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECrate®2017_fp_base = 208

SPECrate®2017_fp_peak = 214

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jan-2019
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Peak Optimization Flags

C benchmarks:

519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

538.imagick_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3

544.nab_r: Same as 538.imagick_r

C++ benchmarks:

508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

510.parest_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3

Fortran benchmarks:

503.bwaves_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -auto
-nostandard-realloc-lhs -align array32byte

549.fotonik3d_r: Same as 503.bwaves_r

554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both Fortran and C:
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both C and C++:

511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)

https://www.spec.org/

SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6128, 3.40 GHz)

SPECrate®2017_fp_base = 208

SPECrate®2017_fp_peak = 214

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jan-2019
Hardware Availability: Aug-2017
Software Availability: Oct-2018

Peak Optimization Flags (Continued)

526.blender_r: `-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch`
`-ffinite-math-only -qopt-mem-layout-trans=3`

Benchmarks using Fortran, C, and C++:
`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs`
`-align array32byte`

The flags files that were used to format this result can be browsed at
`http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.2019-01-15.html`
`http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html`

You can also download the XML flags sources by saving the following links:
`http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.2019-01-15.xml`
`http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml`

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2019-01-29 00:15:55-0500.
Report generated on 2020-07-01 13:41:58 by CPU2017 PDF formatter v6255.
Originally published on 2019-02-19.