



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 5520+, 2.20GHz)

SPECspeed®2017_fp_base = 292

SPECspeed®2017_fp_peak = 292

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023



Hardware

CPU Name: Intel Xeon Gold 5520+
 Max MHz: 4000
 Nominal: 2200
 Enabled: 56 cores, 2 chips
 Orderable: 1,2 Chips
 Cache L1: 32 KB I + 48 KB D on chip per core
 L2: 2 MB I+D on chip per core
 L3: 52.5 MB I+D on chip per chip
 Other: None
 Memory: 1 TB (16 x 64 GB 2Rx4 PC5-5600B-R, running at 4800)
 Storage: 1 x 960 GB M.2 SSD SATA
 Other: Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP5
 5.14.21-150500.53-default
 Compiler: C/C++: Version 2023.0 of Intel oneAPI DPC++/C++ Compiler for Linux;
 Fortran: Version 2023.0 of Intel Fortran Compiler for Linux;
 Parallel: Yes
 Firmware: Version 4.3.3a released Jan-2024
 File System: btrfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS set to prefer power save with minimal impact on performance



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 5520+, 2.20GHz)

SPECSpeed®2017_fp_base = 292

SPECSpeed®2017_fp_peak = 292

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Mar-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	56	59.7	988	60.2	980	60.1	982	56	59.8	986	60.2	979	60.4	976
607.cactuBSSN_s	56	41.0	407	40.7	410	41.1	406	56	41.0	407	40.7	410	41.1	406
619.lbm_s	56	22.5	233	22.6	232	22.7	230	56	22.5	233	22.6	232	22.7	230
621.wrf_s	56	71.7	185	71.3	186	70.8	187	56	71.7	185	71.3	186	70.8	187
627.cam4_s	56	54.0	164	53.6	165	53.7	165	56	53.5	166	53.5	166	53.4	166
628.pop2_s	56	142	83.9	141	84.3	141	84.4	56	142	83.9	141	84.3	141	84.4
638.imagick_s	56	24.9	579	24.9	579	24.9	579	56	24.9	579	24.9	579	24.9	579
644.nab_s	56	35.8	488	35.8	489	35.7	490	56	35.8	488	35.8	489	35.7	490
649.fotonik3d_s	56	54.0	169	53.9	169	54.6	167	56	54.0	169	53.9	169	54.6	167
654.roms_s	56	40.3	391	40.4	390	40.4	390	56	40.3	391	40.4	390	40.4	390

SPECSpeed®2017_fp_base = **292**

SPECSpeed®2017_fp_peak = **292**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM
memory using Redhat Enterprise Linux 8.0
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 5520+, 2.20GHz)

SPECspeed®2017_fp_base = 292

SPECspeed®2017_fp_peak = 292

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes

BIOS Settings:

Intel Hyper-Threading Technology set to Disabled
Sub NUMA Clustering set to Disabled
LLC Dead Line set to Disabled
ADDDC Sparing set to Disabled
Processor C6 Report set to Enabled
UPI Power Management set to Enabled
Enhanced CPU performance set to Auto

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on localhost Sun Mar 3 22:13:20 2024

SUT (System Under Test) info as seen by some common utilities.

----- Table of contents -----

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 249 (249.16+suse.171.gdad0071f15)
12. Failed units, from systemctl list-units --state=failed
13. Services, from systemctl list-unit-files
14. Linux kernel boot-time arguments, from /proc/cmdline
15. cpupower frequency-info
16. sysctl
17. /sys/kernel/mm/transparent_hugepage
18. /sys/kernel/mm/transparent_hugepage/khugepaged
19. OS release
20. Disk information
21. /sys/devices/virtual/dmi/id
22. dmidecode
23. BIOS

1. uname -a
Linux localhost 5.14.21-150500.53-default #1 SMP PREEMPT_DYNAMIC Wed May 10 07:56:26 UTC 2023 (b630043)
x86_64 x86_64 x86_64 GNU/Linux

2. w
22:13:20 up 3 min, 1 user, load average: 0.10, 0.09, 0.04
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT
root ttyl - 22:12 8.00s 1.05s 0.13s -bash

3. Username
From environment variable \$USER: root

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 5520+, 2.20GHz)

SPECspeed®2017_fp_base = 292

SPECspeed®2017_fp_peak = 292

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Mar-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Platform Notes (Continued)

```

4. ulimit -a
   core file size          (blocks, -c) unlimited
   data seg size          (kbytes, -d) unlimited
   scheduling priority     (-e) 0
   file size              (blocks, -f) unlimited
   pending signals        (-i) 4126992
   max locked memory      (kbytes, -l) 64
   max memory size        (kbytes, -m) unlimited
   open files             (-n) 1024
   pipe size              (512 bytes, -p) 8
   POSIX message queues   (bytes, -q) 819200
   real-time priority     (-r) 0
   stack size             (kbytes, -s) unlimited
   cpu time               (seconds, -t) unlimited
   max user processes     (-u) 4126992
   virtual memory         (kbytes, -v) unlimited
   file locks             (-x) unlimited

```

```

-----
5. sysinfo process ancestry
   /usr/lib/systemd/systemd --switched-root --system --deserialize 30
   login -- root
   -bash
   -bash
   runcpu --define default-platform-flags -c ic2023.0-lin-core-avx512-speed-20221201.cfg --define cores=56
     --tune all -o all --define drop_caches fpspeed
   runcpu --define default-platform-flags --configfile ic2023.0-lin-core-avx512-speed-20221201.cfg --define
     cores=56 --tune all --output_format all --define drop_caches --nopower --runmode speed --tune base:peak
     --size refspped fpspeed --nopreenv --note-preenv --logfile
     $SPEC/tmp/CPU2017.048/templogs/preenv.fpspeed.048.0.log --lognum 048.0 --from_runcpu 2
   specperl $SPEC/bin/sysinfo
   $SPEC = /home/cpu2017

```

```

-----
6. /proc/cpuinfo
   model name      : INTEL(R) XEON(R) GOLD 5520+
   vendor_id      : GenuineIntel
   cpu family     : 6
   model          : 207
   stepping       : 2
   microcode      : 0x21000200
   bugs           : spectre_v1 spectre_v2 spec_store_bypass swapgs eibrs_pbrsb
   cpu cores      : 28
   siblings       : 28
   2 physical ids (chips)
   56 processors (hardware threads)
   physical id 0: core ids 0-27
   physical id 1: core ids 0-27
   physical id 0: apicids 0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54
   physical id 1: apicids
     128,130,132,134,136,138,140,142,144,146,148,150,152,154,156,158,160,162,164,166,168,170,172,174,176,178,1
     80,182
   Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for
     virtualized systems. Use the above data carefully.

```

```

-----
7. lscpu

From lscpu from util-linux 2.37.4:
Architecture:          x86_64

```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 5520+, 2.20GHz)

SPECspeed®2017_fp_base = 292

SPECspeed®2017_fp_peak = 292

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Mar-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Platform Notes (Continued)

```

CPU op-mode(s):          32-bit, 64-bit
Address sizes:           46 bits physical, 57 bits virtual
Byte Order:              Little Endian
CPU(s):                  56
On-line CPU(s) list:    0-55
Vendor ID:               GenuineIntel
Model name:              INTEL(R) XEON(R) GOLD 5520+
CPU family:              6
Model:                   207
Thread(s) per core:     1
Core(s) per socket:     28
Socket(s):               2
Stepping:                2
CPU max MHz:             4000.0000
CPU min MHz:             800.0000
BogoMIPS:                4400.00
Flags:                   fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36
                        clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
                        lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology
                        nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor
                        ds_cpl smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2
                        x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm
                        abm 3dnowprefetch cpuid_fault epb cat_l3 cat_l2 cdp_l3 invpcid_single
                        cdp_l2 ssbd mba ibrs ibpb stibp ibrs_enhanced fsgsbase tsc_adjust bmi1 hle
                        avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap
                        avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl
                        xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
                        cqm_mbm_local avx_vnni avx512_bf16 wbnoinvd dtherm ida arat pln pts hwp
                        hwp_act_window hwp_epp hwp_pkg_req avx512vbmi umip pku ospke waitpkg
                        avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg tme
                        avx512_vpopcntdq la57 rdpid bus_lock_detect cldemote movdiri movdir64b
                        enqcmd fsrm md_clear serialize tsxldtrk pconfig arch_lbr avx512_fp16
                        amx_tile flush_lld arch_capabilities

L1d cache:              2.6 MiB (56 instances)
L1i cache:              1.8 MiB (56 instances)
L2 cache:                112 MiB (56 instances)
L3 cache:                105 MiB (2 instances)
NUMA node(s):           2
NUMA node0 CPU(s):     0-27
NUMA node1 CPU(s):     28-55
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf:     Not affected
Vulnerability Mds:      Not affected
Vulnerability Meltdown: Not affected
Vulnerability Mmio stale data: Not affected
Vulnerability Retbleed: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1: Mitigation; usercopy/swaps barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Enhanced IBRS, IBPB conditional, RSB filling, PBRSE-eIBRS SW
                        sequence
Vulnerability Srbds:    Not affected
Vulnerability Tsx async abort: Not affected

```

```

From lscpu --cache:
NAME ONE-SIZE ALL-SIZE WAYS TYPE          LEVEL SETS PHY-LINE COHERENCY-SIZE
L1d   48K      2.6M    12 Data          1    64      1           64
L1i   32K      1.8M     8 Instruction    1    64      1           64
L2    2M       112M    16 Unified       2  2048    1           64
L3   52.5M    105M    15 Unified        3 57344    1           64

```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 5520+, 2.20GHz)

SPECspeed®2017_fp_base = 292

SPECspeed®2017_fp_peak = 292

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Mar-2024
Hardware Availability: Feb-2024
Software Availability: Dec-2023

Platform Notes (Continued)

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

```
available: 2 nodes (0-1)
node 0 cpus: 0-27
node 0 size: 515736 MB
node 0 free: 514470 MB
node 1 cpus: 28-55
node 1 size: 516042 MB
node 1 free: 514821 MB
node distances:
node  0  1
  0:  10  21
  1:  21  10
```

9. /proc/meminfo

```
MemTotal:      1056541732 kB
```

10. who -r

```
run-level 3 Mar 3 22:10
```

11. Systemd service manager version: systemd 249 (249.16+suse.171.gdad0071f15)

```
Default Target Status
multi-user      degraded
```

12. Failed units, from systemctl list-units --state=failed

```
UNIT          LOAD    ACTIVE SUB    DESCRIPTION
* smartd.service loaded failed failed Self Monitoring and Reporting Technology (SMART) Daemon
```

13. Services, from systemctl list-unit-files

```
STATE          UNIT FILES
enabled        YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron display-manager getty@ irqbalance
issue-generator kbdsettings klog lvm2-monitor nscd postfix purge-kernels rollback rsyslog
smartd sshd systemd-pstore wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime systemd-remount-fs
disabled       autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
chronyd console-getty cups cups-browsed debug-shell ebttables exchange-bmc-os-info
firewalld gpm grub2-once haveged haveged-switch-root ipmi ipmievd issue-add-ssh-keys
kexec-load lunmask man-db-create multipathd nfs nfs-blkmap rpcbind rpmconfigcheck rsyncd
serial-getty@ smartd_generate_opts snmpd snmptrapd systemd-boot-check-no-failures
systemd-network-generator systemd-sysexit systemd-time-wait-sync systemd-timesyncd udisks2
vncserver@
indirect       wickedd
```

14. Linux kernel boot-time arguments, from /proc/cmdline

```
BOOT_IMAGE=/boot/vmlinuz-5.14.21-150500.53-default
root=UUID=a52509ae-6843-4da4-9108-8987d04eb252
splash=silent
mitigations=auto
quiet
security=apparmor
```

15. cpupower frequency-info

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 5520+, 2.20GHz)

SPECspeed®2017_fp_base = 292

SPECspeed®2017_fp_peak = 292

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes (Continued)

analyzing CPU 0:

current policy: frequency should be within 800 MHz and 4.00 GHz.
The governor "performance" may decide which speed to use within this range.

boost state support:

Supported: yes

Active: yes

16. sysctl

kernel.numa_balancing	1
kernel.randomize_va_space	2
vm.compaction_proactiveness	20
vm.dirty_background_bytes	0
vm.dirty_background_ratio	10
vm.dirty_bytes	0
vm.dirty_expire_centisecs	3000
vm.dirty_ratio	20
vm.dirty_writeback_centisecs	500
vm.dirtytime_expire_seconds	43200
vm.extfrag_threshold	500
vm.min_unmapped_ratio	1
vm.nr_hugepages	0
vm.nr_hugepages_mempolicy	0
vm.nr_overcommit_hugepages	0
vm.swappiness	1
vm.watermark_boost_factor	15000
vm.watermark_scale_factor	10
vm.zone_reclaim_mode	0

17. /sys/kernel/mm/transparent_hugepage

defrag	[always] defer+madvise madvise never
enabled	[always] madvise never
hpage_pmd_size	2097152
shmem_enabled	always within_size advise [never] deny force

18. /sys/kernel/mm/transparent_hugepage/khugepaged

alloc_sleep_millisecs	60000
defrag	1
max_ptes_none	511
max_ptes_shared	256
max_ptes_swap	64
pages_to_scan	4096
scan_sleep_millisecs	10000

19. OS release

```
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP5
```

20. Disk information

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda2	btrfs	222G	16G	203G	7%	/home

21. /sys/devices/virtual/dmi/id

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 5520+, 2.20GHz)

SPECspeed®2017_fp_base = 292

SPECspeed®2017_fp_peak = 292

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Platform Notes (Continued)

Vendor: Cisco Systems Inc
Product: UCSC-C240-M7SX
Serial: WZP27100DJ5

22. dmidecode

Additional information from dmidecode 3.4 follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

16x 0xCE00 M321R8GA0PB0-CWMCH 64 GB 2 rank 5600, configured at 4800

23. BIOS

(This section combines info from /sys/devices and dmidecode.)

BIOS Vendor: Cisco Systems, Inc.
BIOS Version: C240M7.4.3.3a.0.0118241337
BIOS Date: 01/18/2024
BIOS Revision: 5.32

Compiler Version Notes

C | 619.lbm_s(base, peak) 638.imagick_s(base, peak) 644.nab_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

C++, C, Fortran | 607.cactuBSSN_s(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

Fortran | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak) 654.roms_s(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

Fortran, C | 621.wrf_s(base, peak) 627.cam4_s(base, peak) 628.pop2_s(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2023.0.0 Build 20221201
Copyright (C) 1985-2022 Intel Corporation. All rights reserved.



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 5520+, 2.20GHz)

SPECspeed®2017_fp_base = 292

SPECspeed®2017_fp_peak = 292

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Base Compiler Invocation

C benchmarks:

icx

Fortran benchmarks:

ifx

Benchmarks using both Fortran and C:

ifx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifx

Base Portability Flags

```

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.ibm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

```

Base Optimization Flags

C benchmarks:

```

-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -Wno-implicit-int -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

```

Fortran benchmarks:

```

-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -Ofast -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

```

Benchmarks using both Fortran and C:

```

-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast -ffast-math -flto

```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 5520+, 2.20GHz)

SPECspeed®2017_fp_base = 292

SPECspeed®2017_fp_peak = 292

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Base Optimization Flags (Continued)

Benchmarks using both Fortran and C (continued):

```
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp
-DSPEC_OPENMP -Wno-implicit-int -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -std=c++14 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP -Wno-implicit-int
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Peak Compiler Invocation

C benchmarks:

```
icx
```

Fortran benchmarks:

```
ifx
```

Benchmarks using both Fortran and C:

```
ifx icx
```

Benchmarks using Fortran, C, and C++:

```
icpx icx ifx
```

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

```
619.lbm_s: basepeak = yes
```

```
638.imagick_s: basepeak = yes
```

```
644.nab_s: basepeak = yes
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2024 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M7 (Intel Xeon Gold 5520+, 2.20GHz)

SPECspeed®2017_fp_base = 292

SPECspeed®2017_fp_peak = 292

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Mar-2024

Hardware Availability: Feb-2024

Software Availability: Dec-2023

Peak Optimization Flags (Continued)

Fortran benchmarks:

```
603.bwaves_s: -m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc
```

649.fotonik3d_s: basepeak = yes

654.roms_s: basepeak = yes

Benchmarks using both Fortran and C:

621.wrf_s: basepeak = yes

```
627.cam4_s: -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-Wno-implicit-int -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc
```

628.pop2_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2023p2-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-EMR-revB.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2023p2-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.0-EMR-revB.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2024-03-04 01:13:19-0500.

Report generated on 2024-03-27 20:29:10 by CPU2017 PDF formatter v6716.

Originally published on 2024-03-26.