



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

| Copies          |
|-----------------|
| 500.perlbench_r |
| 502.gcc_r       |
| 505.mcf_r       |
| 520.omnetpp_r   |
| 523.xalanbmk_r  |
| 525.x264_r      |
| 531.deepsjeng_r |
| 541.leela_r     |
| 548.exchange2_r |
| 557.xz_r        |

**Non-Compliant**

### Hardware

CPU Name: AMD EPYC 7513  
 Nominal: 2600  
 Enabled: 64 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 512 KB I+D on chip per core  
 L3: 128 MB I+D on chip per chip, 32 MB shared / 8 cores  
 Other: None  
 Memory: 2 TB (16 x 128 GB 4Rx4 PC4-3200V-L)  
 Storage: 1 x 960 GB M.2 SSD SATA  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP3 (x86\_64)  
 kernel version 5.3.18-57-default  
 Compiler: C/C++/Fortran: Version 3.0.0 of AOCC  
 Parallel: No  
 Firmware: Version 4.2.1 released Feb-2022  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 32/64-bit  
 Other: jemalloc: jemalloc memory allocator library v5.1.0  
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Results Table

| Benchmark       | Base   |         |       |         |       |         |       | Peak   |         |       |         |       |         |       |    |
|-----------------|--------|---------|-------|---------|-------|---------|-------|--------|---------|-------|---------|-------|---------|-------|----|
|                 | Copies | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio | Copies | Seconds | Ratio | Seconds | Ratio | Seconds | Ratio |    |
| 500.perlbench_r | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC |
| 502.gcc_r       | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC |
| 505.mcf_r       | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC |
| 520.omnetpp_r   | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC |
| 523.xalancbmk_r | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC |
| 525.x264_r      | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC |
| 531.deepsjeng_r | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC |
| 541.leela_r     | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC |
| 548.exchange2_r | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC |
| 557.xz_r        | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC     | NC      | NC    | NC      | NC    | NC      | NC    | NC |

SPECrate®2017\_int\_base =

SPECrate®2017\_int\_peak =

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Compiler Notes

The AMD64 AOCC compiler suite is available at <http://developer.amd.com/amd-aocc/>

## Submit Notes

The config file option 'submit' was used.  
'numactl' was used to bind copies to the cores.  
See the configuration file for details.

## Operating System Notes

'ulimit -s unlimited' was used to set environment stack size limit  
'ulimit -l 2097152' was used to set environment locked pages in memory limit  
  
runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>

(Continued on next page)



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Operating System Notes (Continued)

To limit dirty cache to 8% of memory, 'sysctl -w vm.dirty\_ratio=8' run as root.  
 To limit swap usage to minimum necessary, 'sysctl -w vm.swappiness=1' run as root.  
 To free node-local memory and avoid remote memory page,  
 'sysctl -w vm.zone\_reclaim\_mode=1' run as root.  
 To clear filesystem caches, 'sync; sysctl -w vm.drop\_caches=3' run as root.  
 To disable address space layout randomization (ASLR) to reduce run-to-run  
 variability, 'sysctl -w kernel.randomize\_va\_space=0' run as root.

To enable Transparent Hugepages (THP) on request for base runs,  
 'echo madvise > /sys/kernel/mm/transparent\_hugepage/enabled' run as root.  
 To enable THP for all allocations for peak runs,  
 'echo always > /sys/kernel/mm/transparent\_hugepage/enabled' and  
 'echo always > /sys/kernel/mm/transparent\_hugepage/defrag' run as root.

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
 LD\_LIBRARY\_PATH =  
 "/home/cpu2017/and\_rate\_aocc300\_milan\_B\_lib/lib;/home/cpu2017/and\_rate\_a  
 occ300\_milan\_B\_lib/lib32:"  
 MALLOC\_CONF = "retain:true"

Environment variables set by runcpu during the 523.xalancbmk\_r peak run:  
 MALLOC\_CONF = "tnp:never"

## General Notes

Binaries were compiled on a system with 2x AMD EPYC 7742 CPU + 1TiB Memory using OpenSUSE 15.2

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.  
 Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.  
 Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc: configured and built with GCC v4.8.2 in RHEL 7.4 (No options specified)

(Continued on next page)



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## General Notes (Continued)

jemalloc 5.1.0 is available here:  
<https://github.com/jemalloc/jemalloc/releases/download/5.1.0/jemalloc-5.1.0.tar.bz2>

## Platform Notes

### BIOS Configuration

SMT Mode set to Enabled  
NUMA nodes per socket set to NPS4  
ACPI SRAT L3 Cache As NUMA Domain set to Enabled  
DRAM Scrub Time set to Disabled  
Determinism Slider set to Lower  
Memory Interleaving set to Interleaved  
APBDIS set to 1

Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r6622 of 2022-07-07 982a61ec0915b55891ef0e16acafc64d  
running on SPEC-INT-THU Jul 28 06:21:18 2022

SUT (System Under Test) info as seen by some common utilities.  
For more information in this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name      : AMD EPYC 7513 32-Core Processor
 2 "physical id"s (chips)
 128 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
  excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  and cores : 32
  siblings  : 64
  physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 25 26 27 28 29 30 31
  physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 25 26 27 28 29 30 31
```

```
From lscpu from util-linux 2.36.2:
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Platform Notes (Continued)

```

Byte Order: Little Endian
Address sizes: 48 bits physical, 48 bits virtual
CPU(s): 127
On-line CPU(s) list: 0-127
Thread(s) per core: 4
Core(s) per socket: 32
Socket(s): 2
NUMA node(s): 8
Vendor ID: AuthenticAMD
CPU family: 25
Model: 1
Model name: AMD EPYC 7513 32-Core Processor
Stepping: 1
Frequency boost: enabled
CPU MHz: 1798.663
CPU max MHz: 2600.0000
CPU min MHz: 1500.0000
BogoMIPS: 5189.89
Virtualization: AMD-V
L1d cache: 2 MiB
L1i cache: 2 MiB
L2 cache: 32 MiB
L3 cache: 256 MiB
NUMA node0 CPU(s): 0-7,64-71
NUMA node1 CPU(s): 8-15,72-79
NUMA node2 CPU(s): 16-23,80-87
NUMA node3 CPU(s): 24-31,88-95
NUMA node4 CPU(s): 32-39,96-103
NUMA node5 CPU(s): 40-47,104-111
NUMA node6 CPU(s): 48-55,112-119
NUMA node7 CPU(s): 56-63,120-127
Vulnerability Itlb multihit: Not affected
Vulnerability L1tf: Not affected
Vulnerability Mds: Not affected
Vulnerability Meltdown: Not affected
Vulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccomp
Vulnerability Spectre v1: Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2: Mitigation; Full AMD retpoline, IBPB conditional,

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Platform Notes (Continued)

```

IBRS_FW, STIBP always-on, RSB filling
Vulnerability Srbds: Not affected
Vulnerability Tsx async abort: Not affected
Flags: fpu vme pse tsc msr pae mce cx8 apic sep mtrr
pge mca cmov pat pse36 clflush mpxsr sse2 ht syscall nx mmxext fxsr_opt
pdpe1gb rdtscp lm constant_tsc rep_good nopl nonstop_tsc cpuid extd_apicid
aperfperf pni pclmulqdq monitor sse3_10nma cx16 pcid sse4_1 sse4_2 movbe popcnt aes
xsave avx f16c rdrand raht_lmmwp_legacy svm extapic cr8_legacy abm sse4a
misalignsse 3dnowprefetch osvw l3_nopw l3_snoop l3_10nmid wdt tce topoext perfctr_core perfctr_nb
bpext perfctr_llc mwaitx cpb cat_l3 cdp_l3 invpcid_single hw_pstate ssbd mba ibrs
ibpb stibp vmcall vmmcall sgbase bmi1 avx2 smep bmi2 invpcid cqm rdt_a rdseed adx smap
clflushopt clwb sha3_ni xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc
cqm_mbm_total cqm_mbm_local clzero irperf xsaveerptr wbnoinvd amd_ppin arat npt lbrv
svm_lock nrip_save tsc_l3 vmmcb_clean flushbyasid decodeassists pausefilter
pfthreshold v_vmsave_vmload vgif umip pku ospke vaes vpclmulqdq rdpid overflow_recov
succor smca

```

From lscpu --cache:

| NAME | ONE-SIZE | ALL-SIZES | WAYS | TYPE        | LEVEL | SETS  | PHY-LINE | COHERENCY-SIZE |
|------|----------|-----------|------|-------------|-------|-------|----------|----------------|
| L1d  | 32K      | 2M        | 8    | Data        | 1     | 64    | 1        | 64             |
| L1i  | 32K      | 2M        | 8    | Instruction | 1     | 64    | 1        | 64             |
| L2   | 512K     | 32M       | 8    | Unified     | 2     | 1024  | 1        | 64             |
| L3   | 32M      | 256M      | 16   | Unified     | 3     | 32768 | 1        | 64             |

/proc/cpuinfo line data

cache size : 512 KB

From numactl --hardware

WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 8 nodes (0-7)

node 0 cpus: 0 1 2 3 4 5 6 7 64 65 66 67 68 69 70 71

node 0 size: 257785 MB

node 0 free: 257472 MB

node 1 cpus: 8 9 10 11 12 13 14 15 72 73 74 75 76 77 78 79

node 1 size: 258042 MB

node 1 free: 257700 MB

node 2 cpus: 16 17 18 19 20 21 22 23 80 81 82 83 84 85 86 87

node 2 size: 258042 MB

node 2 free: 257641 MB

node 3 cpus: 24 25 26 27 28 29 30 31 88 89 90 91 92 93 94 95

(Continued on next page)



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Platform Notes (Continued)

```

node 3 size: 258030 MB
node 3 free: 257742 MB
node 4 cpus: 32 33 34 35 36 37 38 39 97 98 99 100 101 102 103
node 4 size: 258042 MB
node 4 free: 257744 MB
node 5 cpus: 40 41 42 43 44 45 46 47 104 105 106 107 108 109 110 111
node 5 size: 258042 MB
node 5 free: 257783 MB
node 6 cpus: 48 49 50 51 52 53 54 55 112 113 114 115 116 117 118 119
node 6 size: 258042 MB
node 6 free: 257731 MB
node 7 cpus: 56 57 58 59 60 61 62 63 120 121 122 123 124 125 126 127
node 7 size: 257763 MB
node 7 free: 257505 MB
node distances:
node  0  1  2  3  4  5  6  7
  0: 10 12 12 12 32 32 32 32
  1: 12 10 12 12 32 32 32 32
  2: 12 12 10 12 32 32 32
  3: 12 12 12 10 32 32 32 32
  4: 32 32 32 32 10 12 12 12
  5: 32 32 32 32 12 10 12 12
  6: 32 32 32 32 12 12 10 12
  7: 32 32 32 32 12 12 12 10

```

From /proc/meminfo

2113324672 kB

HugePages\_Total: 0

Hugepagesize: 2048 kB

/sys/devices/system/cpu/cpu\*/cpufreq/scaling\_governor has performance

From /etc/\*release\* /etc/\*version\*

os-release:

NAME="SLES"

VERSION="15-SP3"

VERSION\_ID="15.3"

PRETTY\_NAME="SUSE Linux Enterprise Server 15 SP3"

ID="sles"

(Continued on next page)





# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Platform Notes (Continued)

```
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp3"
```

```
uname -a:
Linux SPEC-SRV 5.3.18-57-default #1 SMP Wed Apr 28 10:54:41 UTC 2021 (ba3c2e9) x86_64
x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

|  |   |
|--|---|
| CVE-2018-12207 (iTLB Multihit):                        | Not affected  |
| CVE-2018-3620 (L1 Terminal Fault):                     | Not affected  |
| Microarchitectural Data Sampling:                      | Not affected  |
| CVE-2017-5754 (Meltdown):                              | Not affected  |
| CVE-2018-3639 (Speculative Store Bypass):              | Mitigation: Speculative Store Bypass disabled via prctl and seccomp                       |
| CVE-2017-5753 (Spectre variant 1):                     | Mitigation: usercopy/swapgs barriers and __user pointer sanitization                      |
| CVE-2017-5715 (Spectre variant 2):                     | Mitigation: Full AMD retpoline, IBPB: conditional, IBRS_FW, STIBP: always-on, RSB filling |
| CVE-2020-0503 (Special Register Buffer Data Sampling): | Not affected  |
| CVE-2017-1115 (SAX Asynchronous Abort):                | Not affected  |

Apr 29 12:00

```
SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdb4        xfs   180G   21G  160G  12% /home
```

```
From /sys/devices/virtual/dmi/id
Vendor:          Cisco Systems Inc
Product:         UCSC-C225-M6S
Serial:          WZP2524931G
```

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are

(Continued on next page)





# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Platform Notes (Continued)

frequent changes to hardware, firmware, and the "DMI SMBIOS" standard.

Memory:

16x 0xCE00 M386AAG40AM3-CWE 128 GB 4 Bank 320

BIOS:

BIOS Vendor: Cisco Systems Inc.  
BIOS Version: C225M6 2.1.18.0217.20401  
BIOS Date: 02/17/2022  
BIOS Revision: 5.2

(End of data from sysinfo program)

## Compiler Version Notes

C | 502.gcc\_r(peak)

AMD clang version 12.0.0 (CLANG: AOCC\_3.0.0-Build#78 2020\_12\_10) (based on LLVM Mirror.Version.12.0.0)  
Target: i386-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin

C | 505.perlbench\_r(base, peak) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
C | 525.x264\_r(base, peak) 557.xz\_r(base, peak)

AMD clang version 12.0.0 (CLANG: AOCC\_3.0.0-Build#78 2020\_12\_10) (based on LLVM Mirror.Version.12.0.0)  
Target: x86\_64-unknown-linux-gnu  
Thread model: posix  
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin

C | 502.gcc\_r(peak)

AMD clang version 12.0.0 (CLANG: AOCC\_3.0.0-Build#78 2020\_12\_10) (based on

(Continued on next page)



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Compiler Version Notes (Continued)

```

LLVM Mirror.Version.12.0.0)
Target: i386-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
-----
C      | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
      | 525.x264_r(base, peak) 557.x264_r(base, peak)
-----

```

```

AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
-----

```

```

C++    | 523.xalancbmk_r(peak)
-----

```

```

AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: i386-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
-----

```

```

C++    | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
      | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
-----

```

```

AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
-----

```

```

C++    | 523.xalancbmk_r(peak)
-----

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Compiler Version Notes (Continued)

```
-----
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
  LLVM Mirror.Version.12.0.0)
Target: i386-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
-----
```

```
=====
C++      | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
         | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
-----
```

```
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
  LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
-----
```

```
=====
Fortran | 548.nagcomp_r(base, peak)
-----
```

```
AMD clang version 12.0.0 (CLANG: AOCC_3.0.0-Build#78 2020_12_10) (based on
  LLVM Mirror.Version.12.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.0.0/bin
-----
```

## Base Compiler Invocation

C benchmarks:  
clang

C++ benchmarks:  
clang++

Fortran benchmarks:  
flang



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Base Portability Flags

```

500.perlbench_r: -DSPEC_LINUX_X64 -DSPEC_LP64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LINUX -DSPEC_LP64
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

```

## Base Optimization Flags

C benchmarks:

```

-m64 -Wl,-allow-multiple-definition -Wl,-mllvm -Wl,-enable-licm-vrp
-flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=5
-mllvm -unroll-threshold=50 -mllvm -inline-threshold=1000
-fremap-arrays -mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3 -z muldefs
-lamdlibm -ljemalloc -lflang -lflangrti

```

C++ benchmarks:

```

-m64 -std=c++98 -Wl,-mllvm -Wl,-do-block-reorder=aggressive -flto
-Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -mllvm -enable-partial-unswitch
-mllvm -unroll-threshold=100 -finline-aggressive
-flv-function-specialization -mllvm -loop-unswitch-threshold=200000
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -extra-vectorizer-passes -mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -convert-pow-exp-to-int=false

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Base Optimization Flags (Continued)

C++ benchmarks (continued):

`-z muldefs -mllvm -do-block-reorder=aggressive -fvirtual-function-elimination -fvisibility=hidden -lamdlibm -ljemalloc -lflang -lflangrti`

Fortran benchmarks:

`-m64 -Wl,-mllvm -Wl,-inline-recursion=4 -Wl,-mllvm -Wl,-lsr-in-nested-loop -Wl,-mllvm -Wl,-enable-iv-split -flto -Wl,-mllvm -Wl,-region-vectorize -Wl,-mllvm -Wl,-function-specialize -Wl,-mllvm -Wl,-align-all-fallthru-blocks=6 -Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math -march=znver3 -fveclib=AMDLib -muldefs -mllvm -unroll-aggressive -mllvm -unroll-threshold=500 -lamdlibm -ljemalloc -lflang -lflangrti`

## Base Other Flags

C benchmarks:

`-Wno-unused-command-line-argument`

C++ benchmarks:

`-Wno-unused-command-line-argument`

## Peak Compiler Invocation

C benchmarks:

`clang`

C++ benchmarks:

`clang++`

Fortran benchmarks:

`flang`



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Peak Portability Flags

```

500.perlbench_r: -DSPEC_LINUX_X64 -DSPEC_LP64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LINUX -DSPEC_LP64
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

```

## Peak Optimization Flags

C benchmarks:

```

500.perlbench_r: -m64 -Wl,-allow-multiple-definition
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-fprofile-instr-generate(pass 1)
-fprofile-instr-generate(pass 2) -Ofast -march=znver3
-fveclib=AMDLIBM -fstruct-layout=7
-mllvm -inline-threshold=50 -fremap-arrays
-flv-function-specialization -mllvm -inline-threshold=1000
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=false
-mllvm -function-specialize -mllvm -enable-licm-vrp
-mllvm -reduce-array-computations=3 -lamdlibm -ljemalloc

502.gcc_r: -m32 -Wl,-allow-multiple-definition
-Wl,-mllvm -Wl,-enable-licm-vrp -flto
-Wl,-mllvm -Wl,-function-specialize -Ofast -march=znver3
-fveclib=AMDLIBM -fstruct-layout=7
-mllvm -unroll-threshold=50 -fremap-arrays
-flv-function-specialization -mllvm -inline-threshold=1000
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -function-specialize -mllvm -enable-licm-vrp

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Peak Optimization Flags (Continued)

502.gcc\_r (continued):

```
-mllvm -reduce-array-computations=3 -fgnu89-inline  
-ljemalloc
```

505.mcf\_r: -m64 -Wl,-allow-multiple-definit

```
-Wl,-mllvm -Wl,-enable-licm-vrp -flto  
-Wl,-mllvm -Wl,-function-specialize  
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast  
-march=znver3 -fveclib=AMDLIBM -fstruct-layout=7  
-mllvm -unroll-threshold=100 -fremap-arrays  
-flv-function-specialization -mllvm -inline-threshold=1000  
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true  
-mllvm -function-specialize -mllvm -enable-licm-vrp  
-mllvm -reduce-array-computations=3 -lamdlibm -ljemalloc
```

525.x264\_r: basepeak = yes

557.xz\_r: Same as 505.mcf\_r

C++ benchmarks:

520.netpp\_r: -m64 -std=c++98

```
-Wl,-mllvm -Wl,-do-block-reorder=aggressive -flto  
-Wl,-mllvm -Wl,-function-specialize  
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast  
-march=znver3 -fveclib=AMDLIBM -finline-aggressive  
-mllvm -unroll-threshold=100 -flv-function-specialization  
-mllvm -enable-licm-vrp -mllvm -reroll-loops  
-mllvm -aggressive-loop-unswitch  
-mllvm -reduce-array-computations=3  
-mllvm -global-vectorize-slp=true  
-mllvm -do-block-reorder=aggressive  
-fvirtual-function-elimination -fvisibility=hidden  
-lamdlibm -ljemalloc
```

523.xalancbmk\_r: -m32 -Wl,-mllvm -Wl,-do-block-reorder=aggressive -flto

```
-Wl,-mllvm -Wl,-function-specialize
```

(Continued on next page)





# SPEC CPU®2017 Integer Rate Results

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Peak Optimization Flags (Continued)

523.xalancbmk\_r (continued):

```

-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -finline-aggressive
-mllvm -unroll-threshold=100 -flv-function-specialization
-mllvm -enable-licm-vrp -mllvm -reroll-loop
-mllvm -aggressive-loop-unswitch
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true
-mllvm -do-block-reorder=aggressive
-fvirtual-function-elimination -fvisibility=hidden
-ljemalloc

```

531.deepsjeng\_r: Same as 520.omnetpp\_r

541.leela\_r: Same as 520.omnetpp\_r

Fortran benchmarks:

```

-m64 -Wl,-mllvm -Wl,-inline-recursion=4
-Wl,-mllvm -Wl,-lsr-nested-loop -Wl,-mllvm -Wl,-enable-iv-split
-flto -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -ffast-math
-march=znver3 -fveclib=AMDLIBM -mllvm -unroll-aggressive
-mllvm -unroll-threshold=500 -lamdlibm -ljemalloc -lflang -lflangrti

```

## Peak Other Flags

C benchmarks (except as noted below):

-Wno-unused-command-line-argument

502.gcc\_r: -L/usr/lib -Wno-unused-command-line-argument

-L/sppo/bin/cpu2017v115aocc3/amd\_rate\_aocc300\_milan\_A\_lib/32

C++ benchmarks (except as noted below):

-Wno-unused-command-line-argument

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2023 Standard Performance Evaluation Corporation

Cisco Systems

SPECrate®2017\_int\_base =

Cisco UCS C225 M6 (AMD EPYC 7513)

SPECrate®2017\_int\_peak =

CPU2017 License: 9019

Test Date: Jul-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

**C has determined that this result does not comply with the SPEC CPU 2017 run reporting rules. Specifically, the submitter notified SPEC that the system as configured violates rule 2.3.1 (a) due to the use of an unsafe compiler option.**

## Peak Other Flags (Continued)

```
523.xalancbmk_r: -L/usr/lib -Wno-unused-command-line-argument
-L/sppo/bin/cpu2017v115aocc3/amd_rate_aocc300_mintest_A_lib/32
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/aocc300-flags-B2.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revD.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/aocc300-flags-B2.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revD.xml>

**Non-Compliant**

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.8 on 2022-07-28 09:21:17-0400.

Report generated on 2023-03-20 10:41:47 by CPU2017 PDF formatter v6442.

Originally published on 2022-08-30.