



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus


(3.00 GHz, Intel Xeon Gold 6354)

SPECrate®2017_int_base = 298

SPECrate®2017_int_peak = 308

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Dec-2021
Hardware Availability: Nov-2021
Software Availability: Dec-2020



Hardware

CPU Name: Intel Xeon Gold 6354
 Max MHz: 3600
 Nominal: 3000
 Enabled: 36 cores, 2 chips, 2 threads/core
 Orderable: 1, 2 chip(s)
 Cache L1: 32 KB I + 48 KB D on chip per core
 L2: 1.25 MB I+D on chip per core
 L3: 39 MB I+D on chip per chip
 Other: None
 Memory: 2 TB (32 x 64 GB 2Rx4 PC4-3200AA-R)
 Storage: 1 x 800 GB SAS SSD, RAID 0
 Other: None

Software

OS: Red Hat Enterprise Linux 8.3 (Ootpa)
 Kernel 4.18.0-240.el8.x86_64
 Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;
 Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;
 C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux
 Parallel: No
 Firmware: HPE BIOS Version I44 v1.54 11/03/2021 released Nov-2021
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(3.00 GHz, Intel Xeon Gold 6354)

SPECrate®2017_int_base = 298

SPECrate®2017_int_peak = 308

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Dec-2021
Hardware Availability: Nov-2021
Software Availability: Dec-2020

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	72	565	203	565	203	566	203	72	490	234	489	234	491	234
502.gcc_r	72	416	245	416	245	418	244	72	361	283	361	282	360	283
505.mcf_r	72	237	490	237	490	237	491	72	237	490	237	490	237	491
520.omnetpp_r	72	515	183	516	183	517	183	72	515	183	516	183	517	183
523.xalancbmk_r	72	203	374	204	373	204	374	72	203	374	204	373	204	374
525.x264_r	72	208	606	209	602	208	605	72	200	632	200	631	200	631
531.deepsjeng_r	72	353	234	355	233	361	228	72	353	234	355	233	361	228
541.leela_r	72	519	230	519	230	518	230	72	519	230	519	230	518	230
548.exchange2_r	72	298	632	298	634	297	636	72	298	632	298	634	297	636
557.xz_r	72	483	161	482	161	483	161	72	483	161	482	161	483	161

SPECrate®2017_int_base = **298**

SPECrate®2017_int_peak = **308**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3 > /proc/sys/vm/drop_caches
Tuned-adm profile was set to throughput-performance using "tuned-adm profile throughput-performance"
Cpupower Frequency was set to performance using "cpupower frequency-set -g performance"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH =
"/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"
MALLOC_CONF = "retain:true"



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(3.00 GHz, Intel Xeon Gold 6354)

SPECrate®2017_int_base = 298

SPECrate®2017_int_peak = 308

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Dec-2021

Hardware Availability: Nov-2021

Software Availability: Dec-2020

General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM
memory using Red Hat Enterprise Linux 8.1

runcpu command invoked through numactl i.e.:

numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Submitted_by: "Bucek, James" <james.bucek@hpe.com>

Submitted: Wed Jan 12 10:02:54 EST 2022

Submission: cpu2017-20220103-30738.sub

Platform Notes

BIOS Configuration:

Workload Profile set to General Throughput Compute

Memory Patrol Scrubbing set to Disabled

Advanced Memory Protection set to Advanced ECC

XPT Remote Prefetcher set to Enabled

Last Level Cache (LLC) Dead Line Allocation set to Disabled

Enhanced Processor Performance set to Enabled

Thermal Configuration set to Maximum Cooling

Intel UPI Link Frequency set to Min UPI Speed

Intel UPI Link Enablement set to Single Link

D2K set to Disabled

Workload Profile set to Custom

DCU Stream Prefetcher set to Disabled

Energy Efficient Turbo set to Enabled

Adjacent Sector Prefetcher set to Disabled

Intel UPI Link Power Management set to Enabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d

running on localhost.localdomain Tue Dec 21 12:09:09 2021

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(3.00 GHz, Intel Xeon Gold 6354)

SPECrate®2017_int_base = 298

SPECrate®2017_int_peak = 308

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Dec-2021
Hardware Availability: Nov-2021
Software Availability: Dec-2020

Platform Notes (Continued)

```
model name : Intel(R) Xeon(R) Gold 6354 CPU @ 3.00GHz
  2 "physical id"s (chips)
  72 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 18
  siblings  : 36
  physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
  physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
```

From lscpu from util-linux 2.32.1:

```
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                72
On-line CPU(s) list:  0-71
Thread(s) per core:    2
Core(s) per socket:    18
Socket(s):             2
NUMA node(s):         2
Vendor ID:             GenuineIntel
CPU family:            6
Model:                106
Model name:            Intel(R) Xeon(R) Gold 6354 CPU @ 3.00GHz
Stepping:              6
CPU MHz:               1830.377
CPU max MHz:           3600.0000
CPU min MHz:           800.0000
BogoMIPS:              6000.00
Virtualization:       VT-x
L1d cache:             48K
L1i cache:             32K
L2 cache:              1280K
L3 cache:              39936K
NUMA node0 CPU(s):    0-17,36-53
NUMA node1 CPU(s):    18-35,54-71
Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 invpcid_single ssbd
mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid ept_ad
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid cqm rdt_a avx512f avx512dq
rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw
avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local split_lock_detect wbinvd dtherm ida arat pln pts hwp hwp_act_window
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(3.00 GHz, Intel Xeon Gold 6354)

SPECrate®2017_int_base = 298

SPECrate®2017_int_peak = 308

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Dec-2021
Hardware Availability: Nov-2021
Software Availability: Dec-2020

Platform Notes (Continued)

```
hwp_pkg_req avx512vbmi umip pku ospke avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni
avx512_bitalg tme avx512_vpopcntdq la57 rdpid md_clear pconfig flush_lld
arch_capabilities
```

```
/proc/cpuinfo cache data
cache size : 39936 KB
```

From numactl --hardware

WARNING: a numactl 'node' might or might not correspond to a physical chip.

```
available: 2 nodes (0-1)
```

```
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 36 37 38 39 40 41 42 43 44 45
46 47 48 49 50 51 52 53
```

```
node 0 size: 975163 MB
```

```
node 0 free: 1030951 MB
```

```
node 1 cpus: 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 54 55 56 57 58 59 60
61 62 63 64 65 66 67 68 69 70 71
```

```
node 1 size: 973304 MB
```

```
node 1 free: 1031382 MB
```

```
node distances:
```

```
node 0 1
```

```
0: 10 20
```

```
1: 20 10
```

From /proc/meminfo

```
MemTotal: 2113486628 kB
```

```
HugePages_Total: 0
```

```
Hugepagesize: 2048 kB
```

```
/sbin/tuned-adm active
```

```
Current active profile: throughput-performance
```

```
/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
```

```
performance
```

From /etc/*release* /etc/*version*

```
os-release:
```

```
NAME="Red Hat Enterprise Linux"
```

```
VERSION="8.3 (Ootpa)"
```

```
ID="rhel"
```

```
ID_LIKE="fedora"
```

```
VERSION_ID="8.3"
```

```
PLATFORM_ID="platform:el8"
```

```
PRETTY_NAME="Red Hat Enterprise Linux 8.3 (Ootpa)"
```

```
ANSI_COLOR="0;31"
```

```
redhat-release: Red Hat Enterprise Linux release 8.3 (Ootpa)
```

```
system-release: Red Hat Enterprise Linux release 8.3 (Ootpa)
```

```
system-release-cpe: cpe:/o:redhat:enterprise_linux:8.3:ga
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(3.00 GHz, Intel Xeon Gold 6354)

SPECrate®2017_int_base = 298

SPECrate®2017_int_peak = 308

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Dec-2021

Hardware Availability: Nov-2021

Software Availability: Dec-2020

Platform Notes (Continued)

uname -a:

```
Linux localhost.localdomain 4.18.0-240.el8.x86_64 #1 SMP Wed Sep 23 05:13:10 EDT 2020
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):	Not affected
CVE-2018-3620 (L1 Terminal Fault):	Not affected
Microarchitectural Data Sampling:	Not affected
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):	Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling):	Not affected
CVE-2019-11135 (TSX Asynchronous Abort):	Not affected

run-level 3 Dec 21 12:05

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/mapper/rhel-home	xfs	670G	112G	558G	17%	/home

From /sys/devices/virtual/dmi/id

Vendor:	HPE
Product:	Synergy 480 Gen10 Plus
Product Family:	Synergy
Serial:	CN70330Q5F

Additional information from dmidecode 3.2 follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

32x Micron 36ASF8G72PZ-3G2B2 64 GB 2 rank 3200

BIOS:

BIOS Vendor:	HPE
BIOS Version:	I44
BIOS Date:	11/03/2021
BIOS Revision:	1.54
Firmware Revision:	2.50

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(3.00 GHz, Intel Xeon Gold 6354)

SPECrate®2017_int_base = 298

SPECrate®2017_int_peak = 308

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Dec-2021

Hardware Availability: Nov-2021

Software Availability: Dec-2020

Platform Notes (Continued)

(End of data from sysinfo program)

Compiler Version Notes

=====
C | 500.perlbench_r(peak)

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C | 502.gcc_r(peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
525.x264_r(base, peak) 557.xz_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C | 500.perlbench_r(peak)

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C | 502.gcc_r(peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(3.00 GHz, Intel Xeon Gold 6354)

SPECrate®2017_int_base = 298

SPECrate®2017_int_peak = 308

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Dec-2021
Hardware Availability: Nov-2021
Software Availability: Dec-2020

Compiler Version Notes (Continued)

=====
C | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
| 525.x264_r(base, peak) 557.xz_r(base, peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C | 500.perlbench_r(peak)
=====

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C | 502.gcc_r(peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version
2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
| 525.x264_r(base, peak) 557.xz_r(base, peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)
| 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
=====

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64,
Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
Fortran | 548.exchange2_r(base, peak)
=====

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(3.00 GHz, Intel Xeon Gold 6354)

SPECrate®2017_int_base = 298

SPECrate®2017_int_peak = 308

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Dec-2021

Hardware Availability: Nov-2021

Software Availability: Dec-2020

Compiler Version Notes (Continued)

Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-lqkmallocc

C++ benchmarks:

-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(3.00 GHz, Intel Xeon Gold 6354)

SPECrate®2017_int_base = 298

SPECrate®2017_int_peak = 308

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Dec-2021

Hardware Availability: Nov-2021

Software Availability: Dec-2020

Base Optimization Flags (Continued)

C++ benchmarks (continued):

```
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-auto -mbranches-within-32B-boundaries  
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

Peak Compiler Invocation

C benchmarks (except as noted below):

icx

500.perlbench_r: icc

C++ benchmarks:

icpx

Fortran benchmarks:

ifort

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64

502.gcc_r: -D_FILE_OFFSET_BITS=64

505.mcf_r: -DSPEC_LP64

520.omnetpp_r: -DSPEC_LP64

523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX

525.x264_r: -DSPEC_LP64

531.deepsjeng_r: -DSPEC_LP64

541.leela_r: -DSPEC_LP64

548.exchange2_r: -DSPEC_LP64

557.xz_r: -DSPEC_LP64



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(3.00 GHz, Intel Xeon Gold 6354)

SPECrate®2017_int_base = 298

SPECrate®2017_int_peak = 308

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Test Date: Dec-2021
Hardware Availability: Nov-2021
Software Availability: Dec-2020

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-strict-overflow
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-lqkmalloc
```

```
502.gcc_r: -m32
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/ia32_lin
-std=gnu89 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX512 -flto
-Ofast(pass 1) -O3 -ffast-math -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc32-5.0.1/lib -ljemalloc
```

505.mcf_r: basepeak = yes

```
525.x264_r: -w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -flto
-O3 -ffast-math -qopt-mem-layout-trans=4 -fno-alias
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-lqkmalloc
```

557.xz_r: basepeak = yes

C++ benchmarks:

520.omnetpp_r: basepeak = yes

523.xalancbmk_r: basepeak = yes

531.deepsjeng_r: basepeak = yes

541.leela_r: basepeak = yes

Fortran benchmarks:

548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at

http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.html

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.0-ICX-revG.html>



SPEC CPU[®]2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise

(Test Sponsor: HPE)

Synergy 480 Gen10 Plus

(3.00 GHz, Intel Xeon Gold 6354)

SPECrate[®]2017_int_base = 298

SPECrate[®]2017_int_peak = 308

CPU2017 License: 3

Test Sponsor: HPE

Tested by: HPE

Test Date: Dec-2021

Hardware Availability: Nov-2021

Software Availability: Dec-2020

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.0-ICX-revG.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU[®]2017 v1.1.8 on 2021-12-21 01:39:08-0500.

Report generated on 2022-01-18 18:59:03 by CPU2017 PDF formatter v6442.

Originally published on 2022-01-18.