



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358


Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

Test Date: Jul-2020

Hardware Availability: Apr-2019

Software Availability: Apr-2020



Hardware

CPU Name: Intel Xeon Silver 4216
 Max MHz: 3200
 Nominal: 2100
 Enabled: 32 cores, 2 chips, 2 threads/core
 Orderable: 1,2 chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 22 MB I+D on chip per chip
 Other: None
 Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R, running at 2400)
 Storage: 1 x 10 TB SAS, 7200 RPM, RAID 0
 Other: None

Software

OS: Red Hat Enterprise Linux release 8.1 (Ootpa) 4.18.0-147.el8.x86_64
 Compiler: C/C++: Version 19.1.1.217 of Intel C/C++ Compiler Build 20200306 for Linux;
 Fortran: Version 19.1.1.217 of Intel Fortran Compiler Build 20200306 for Linux
 Parallel: No
 Firmware: Version 3.1.3 released Jul-2019
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Jul-2020
Hardware Availability: Apr-2019
Software Availability: Apr-2020

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	64	1554	413	1554	413	1554	413	32	763	421	764	420	764	420
507.cactuBSSN_r	64	406	200	406	200	406	200	64	406	200	406	200	406	200
508.namd_r	64	487	125	486	125	488	125	64	487	125	486	125	488	125
510.parest_r	64	1757	95.3	1757	95.3	1758	95.2	32	753	111	753	111	753	111
511.povray_r	64	782	191	783	191	783	191	64	673	222	671	223	673	222
519.lbm_r	64	699	96.5	699	96.4	700	96.3	64	699	96.5	699	96.4	700	96.3
521.wrf_r	64	826	173	856	167	797	180	32	391	183	394	182	390	184
526.blender_r	64	587	166	588	166	586	166	64	587	166	588	166	586	166
527.cam4_r	64	647	173	647	173	647	173	64	647	173	647	173	647	173
538.imagick_r	64	358	445	357	446	357	445	64	358	445	357	446	357	445
544.nab_r	64	452	238	452	238	452	238	64	452	238	452	238	452	238
549.fotonik3d_r	64	1862	134	1869	133	1880	133	64	1862	134	1869	133	1880	133
554.roms_r	64	1330	76.5	1334	76.2	1332	76.4	32	536	94.8	535	95.0	536	94.9

SPECrate®2017_fp_base = 170

SPECrate®2017_fp_peak = 178

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler. The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"
SCALING_GOVERNOR set to Performance

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/CPU2017/lib/intel64:/home/CPU2017/je5.0.1-64"
MALLOC_CONF = "retain:true"



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

Test Date: Jul-2020

Hardware Availability: Apr-2019

Software Availability: Apr-2020

General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM
memory using Redhat Enterprise Linux 8.0
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5,
and the system compiler gcc 4.8.5;
sources available from jemalloc.net or
<https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS configuration:
ENERGY_PERF_BIAS_CFG mode set to Performance
Hardware Prefetch set to Disable
VT Support set to Disable
C1E Support set to Disable
IMC (Integrated memory controller) Interleaving set to 1-way
Sub NUMA Cluster (SNC) set to Enable

Sysinfo program /home/CPU2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011
running on localhost.localdomain Mon Jul 13 22:02:15 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
2 "physical id"s (chips)
64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

Test Date: Jul-2020

Hardware Availability: Apr-2019

Software Availability: Apr-2020

Platform Notes (Continued)

```

cpu cores : 16
siblings  : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

```

From lscpu:

```

Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:             Little Endian
CPU(s):                 64
On-line CPU(s) list:   0-63
Thread(s) per core:    2
Core(s) per socket:    16
Socket(s):              2
NUMA node(s):          2
Vendor ID:              GenuineIntel
CPU family:             6
Model:                  85
Model name:             Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
Stepping:               7
CPU MHz:                2699.978
CPU max MHz:            3200.0000
CPU min MHz:            800.0000
BogoMIPS:               4200.00
Virtualization:         VT-x
L1d cache:              32K
L1i cache:              32K
L2 cache:               1024K
L3 cache:               22528K
NUMA node0 CPU(s):     0-15,32-47
NUMA node1 CPU(s):     16-31,48-63

```

```

Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpperf pni pclmulqdq dtes64 ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm
pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c
rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single
intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept
vpid fsgsbase tsc_adjust bmil hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_lld arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 22528 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

Test Date: Jul-2020

Hardware Availability: Apr-2019

Software Availability: Apr-2020

Platform Notes (Continued)

physical chip.

available: 2 nodes (0-1)

node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

node 0 size: 192076 MB

node 0 free: 166236 MB

node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

node 1 size: 193529 MB

node 1 free: 180784 MB

node distances:

```
node  0  1
   0: 10 21
   1: 21 10
```

From /proc/meminfo

MemTotal: 394860612 kB

HugePages_Total: 0

Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*

os-release:

NAME="Red Hat Enterprise Linux"

VERSION="8.1 (Ootpa)"

ID="rhel"

ID_LIKE="fedora"

VERSION_ID="8.1"

PLATFORM_ID="platform:el8"

PRETTY_NAME="Red Hat Enterprise Linux 8.1 (Ootpa)"

ANSI_COLOR="0;31"

redhat-release: Red Hat Enterprise Linux release 8.1 (Ootpa)

system-release: Red Hat Enterprise Linux release 8.1 (Ootpa)

system-release-cpe: cpe:/o:redhat:enterprise_linux:8.1:ga

uname -a:

Linux localhost.localdomain 4.18.0-147.el8.x86_64 #1 SMP Thu Sep 26 15:52:44 UTC 2019 x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): Not affected

Microarchitectural Data Sampling: Not affected

CVE-2017-5754 (Meltdown): Not affected

CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp

CVE-2017-5753 (Spectre variant 1): Mitigation: usercopy/swapgs barriers and __user pointer sanitization

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Jul-2020
Hardware Availability: Apr-2019
Software Availability: Apr-2020

Platform Notes (Continued)

CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

run-level 3 Jul 13 12:15

SPEC is set to: /home/CPU2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/mapper/rhel-home	xfs	9.1T	101G	9.0T	2%	/home

From /sys/devices/virtual/dmi/id

BIOS: American Megatrends Inc. 3.1.3 07/04/2019
Vendor: Inspur
Product: NF5266M5
Serial: 219692923

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
12x Micron 36ASF4G72PZ-2G9E2 32 GB 2 rank 2933

(End of data from sysinfo program)

Compiler Version Notes

```
=====
C | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
  | 544.nab_r(base, peak)
-----
```

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

```
=====
C++ | 508.namd_r(base, peak) 510.parest_r(base, peak)
-----
```

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

```
=====
C++, C | 511.povray_r(base) 526.blender_r(base, peak)
-----
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Jul-2020
Hardware Availability: Apr-2019
Software Availability: Apr-2020

Compiler Version Notes (Continued)

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C++, C | 511.povray_r(peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C++, C | 511.povray_r(base) 526.blender_r(base, peak)

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C++, C | 511.povray_r(peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
C++, C, Fortran | 507.cactuBSSN_r(base, peak)

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Jul-2020
Hardware Availability: Apr-2019
Software Availability: Apr-2020

Compiler Version Notes (Continued)

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
Fortran | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
| 554.roms_r(base, peak)

=====
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
Fortran, C | 521.wrf_r(base) 527.cam4_r(base, peak)

=====
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
Fortran, C | 521.wrf_r(peak)

=====
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====
Fortran, C | 521.wrf_r(base) 527.cam4_r(base, peak)

=====
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

Test Date: Jul-2020

Hardware Availability: Apr-2019

Software Availability: Apr-2020

Compiler Version Notes (Continued)

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Fortran, C | 521.wrf_r(peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

Base Portability Flags

503.bwaves_r: -DSPEC_LP64

507.cactuBSSN_r: -DSPEC_LP64

508.namd_r: -DSPEC_LP64

510.parest_r: -DSPEC_LP64

511.povray_r: -DSPEC_LP64

519.lbm_r: -DSPEC_LP64

521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

Test Date: Jul-2020

Hardware Availability: Apr-2019

Software Availability: Apr-2020

Base Portability Flags (Continued)

```
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

C++ benchmarks:

```
-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Fortran benchmarks:

```
-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX2 -O3 -ipo -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using both Fortran and C:

```
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div
-qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using both C and C++:

```
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

Test Date: Jul-2020

Hardware Availability: Apr-2019

Software Availability: Apr-2020

Base Optimization Flags (Continued)

Benchmarks using both C and C++ (continued):

```
-funroll-loops -qopt-mem-layout-trans=4  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -qnextgen -std=c11  
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-fuse-ld=gold -xCORE-AVX2 -Ofast -ffast-math -flto -mfpmath=sse  
-funroll-loops -qopt-mem-layout-trans=4 -O3 -ipo -no-prec-div  
-qopt-prefetch -ffinite-math-only  
-qopt-multiple-gather-scatter-by-shuffles -nostandard-realloc-lhs  
-align array32byte -auto -mbranches-within-32B-boundaries  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Peak Compiler Invocation

C benchmarks:

```
icc
```

C++ benchmarks:

```
icpc
```

Fortran benchmarks:

```
ifort
```

Benchmarks using both Fortran and C:

```
ifort icc
```

Benchmarks using both C and C++:

```
icpc icc
```

Benchmarks using Fortran, C, and C++:

```
icpc icc ifort
```

Peak Portability Flags

Same as Base Portability Flags



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

Test Date: Jul-2020

Hardware Availability: Apr-2019

Software Availability: Apr-2020

Peak Optimization Flags

C benchmarks:

519.lbm_r: basepeak = yes

538.imagick_r: basepeak = yes

544.nab_r: basepeak = yes

C++ benchmarks:

508.namd_r: basepeak = yes

510.parest_r: -m64 -qnextgen
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX2 -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc

Fortran benchmarks:

503.bwaves_r: -m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -fuse-ld=gold -xCORE-AVX2 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs
-align array32byte -auto -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

549.fotonik3d_r: basepeak = yes

554.roms_r: Same as 503.bwaves_r

Benchmarks using both Fortran and C:

521.wrf_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

527.cam4_r: basepeak = yes

Benchmarks using both C and C++:

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_fp_base = 170

Inspur NF5266M5 (Intel Xeon Silver 4216)

SPECrate®2017_fp_peak = 178

CPU2017 License: 3358

Test Sponsor: Inspur Corporation

Tested by: Inspur Corporation

Test Date: Jul-2020

Hardware Availability: Apr-2019

Software Availability: Apr-2020

Peak Optimization Flags (Continued)

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2 -O3 -ipo
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-multiple-gather-scatter-by-shuffles
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

526.blender_r: basepeak = yes

Benchmarks using Fortran, C, and C++:

507.cactuBSSN_r: basepeak = yes

The flags files that were used to format this result can be browsed at

http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.html

<http://www.spec.org/cpu2017/flags/Inspur-Platform-Settings-V1.9.html>

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml

<http://www.spec.org/cpu2017/flags/Inspur-Platform-Settings-V1.9.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-07-13 22:02:14-0400.

Report generated on 2020-08-04 14:37:01 by CPU2017 PDF formatter v6255.

Originally published on 2020-08-04.