SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

$SPECspeed®2017\_fp\_base = 83.4$

$SPECspeed®2017\_fp\_peak = 84.6$

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Threads

Benchmark	Threads	Base	Peak
603.bwaves_s	40	336	334
607.cactuBSSN_s	40	99.8	
619.lbm_s	40	56.8	
621.wrf_s	40	79.5	85.3
627.cam4_s	40	64.4	
628.pop2_s	40	48.8	
638.imagick_s	40	62.1	
644.nab_s	40	132	143
649.fotonik3d_s	40	66.9	66.4
654.roms_s	40	62.5	

SPECspeed®2017_fp_base (83.4)   SPECspeed®2017_fp_peak (84.6)

Hardware

CPU Name: Intel Xeon Silver 4210R
 Max MHz: 3200
 Nominal: 2400
Enabled: 20 cores, 2 chips, 2 threads/core
Orderable: 1,2 chips
Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 13.75 MB I+D on chip per chip
 Other: None
Memory: 384 GB (12 x 32 GB 2Rx8 PC4-2933V-R, running at 2400)
Storage: 1 x 480 GB SATA SSD
Other: None

Software

OS: Red Hat Enterprise Linux 8.1
 kernel 4.18.0-147.el8.x86_64
Compiler: C/C++: Version 19.1.1.217 of Intel C/C++ Compiler for Linux;
 Fortran: Version 19.1.1.217 of Intel Fortran Compiler for Linux
Parallel: Yes
Firmware: Version 2.6.3 released Feb-2020
File System: ext4
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS set to prefer performance at the cost of additional power usage.

SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECspeed®2017_fp_base = 83.4

SPECspeed®2017_fp_peak = 84.6

CPU2017 License: 55	**Test Date:** May-2020
Test Sponsor: Dell Inc.	**Hardware Availability:** Feb-2020
Tested by: Dell Inc.	**Software Availability:** Apr-2020

Results Table

Benchmark	Base						Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	40	**176**	**336**	174	338	178	332	40	**177**	**334**	177	334	176	335
607.cactuBSSN_s	40	168	99.5	166	100	**167**	**99.8**	40	168	99.5	166	100	**167**	**99.8**
619.lbm_s	40	92.3	56.8	94.9	55.2	**92.3**	**56.8**	40	92.3	56.8	94.9	55.2	**92.3**	**56.8**
621.wrf_s	40	167	79.1	**166**	**79.5**	166	79.7	40	155	85.2	155	85.5	**155**	**85.3**
627.cam4_s	40	**138**	**64.4**	137	64.7	138	64.3	40	**138**	**64.4**	137	64.7	138	64.3
628.pop2_s	40	247	48.1	242	49.1	**243**	**48.8**	40	247	48.1	242	49.1	**243**	**48.8**
638.imagick_s	40	**232**	**62.1**	231	62.4	233	61.8	40	**232**	**62.1**	231	62.4	233	61.8
644.nab_s	40	132	133	132	132	**132**	**132**	40	**122**	**143**	122	144	122	143
649.fotonik3d_s	40	137	66.8	**136**	**66.9**	136	66.9	40	137	66.7	**137**	**66.4**	138	66.2
654.roms_s	40	**252**	**62.5**	253	62.1	250	63.1	40	**252**	**62.5**	253	62.1	250	63.1
SPECspeed®2017_fp_base =		**83.4**											
SPECspeed®2017_fp_peak =		**84.6**											

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

```
The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler.
The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux
```

Submit Notes

```
The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.
```

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH =
     "/root/cpu2017-ic19.1u1/lib/intel64:/root/cpu2017-ic19.1u1/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"
```

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

$SPECspeed®2017\_fp\_base = 83.4$

$SPECspeed®2017\_fp\_peak = 84.6$

CPU2017 License: 55		**Test Date:**	May-2020
Test Sponsor:	Dell Inc.	**Hardware Availability:**	Feb-2020
Tested by:	Dell Inc.	**Software Availability:**	Apr-2020

General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>   /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases

Platform Notes

BIOS settings:
Virtualization Technology disabled
DCU Streamer Prefetcher disabled
System Profile set to Custom
CPU Performance set to Maximum Performance
C States set to Autonomous
C1E disabled
Uncore Frequency set to Dynamic
Energy Efficiency Policy set to Performance
Memory Patrol Scrub disabled
Logical Processor enabled
CPU Interconnect Bus Link Power Management enabled
PCI ASPM L1 Link Power Management enabled

Sysinfo program /root/cpu2017-ic19.1u1/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
running on localhost.localdomain Fri May 22 02:36:24 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
   https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
   model name : Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
      2 "physical id"s (chips)
      40 "processors"

(Continued on next page)

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

$SPECspeed®2017\_fp\_base = 83.4$

$SPECspeed®2017\_fp\_peak = 84.6$

CPU2017 License: 55

Test Sponsor: Dell Inc.

Tested by: Dell Inc.

Test Date: May-2020

Hardware Availability: Feb-2020

Software Availability: Apr-2020

Platform Notes (Continued)

```
   cores, siblings (Caution: counting these is hw and system dependent. The following
   excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
     cpu cores : 10
     siblings  : 20
     physical 0: cores 0 1 2 3 4 8 9 10 11 12
     physical 1: cores 0 1 2 3 4 8 9 10 11 12

 From lscpu:
     Architecture:        x86_64
     CPU op-mode(s):      32-bit, 64-bit
     Byte Order:          Little Endian
     CPU(s):              40
     On-line CPU(s) list: 0-39
     Thread(s) per core:  2
     Core(s) per socket:  10
     Socket(s):           2
     NUMA node(s):        2
     Vendor ID:           GenuineIntel
     CPU family:          6
     Model:               85
     Model name:          Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
     Stepping:            7
     CPU MHz:             1690.497
     CPU max MHz:         3200.0000
     CPU min MHz:         1000.0000
     BogoMIPS:            4800.00
     Virtualization:      VT-x
     L1d cache:           32K
     L1i cache:           32K
     L2 cache:            1024K
     L3 cache:            14080K
     NUMA node0 CPU(s):   0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38
     NUMA node1 CPU(s):   1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39
     Flags:               fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
     pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
     lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
     aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
     xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
     avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
     invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
     flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
     cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
     avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
     cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_l1d
     arch_capabilities

 /proc/cpuinfo cache data
```

(Continued on next page)

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

$SPECspeed®2017\_fp\_base = 83.4$

$SPECspeed®2017\_fp\_peak = 84.6$

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Platform Notes (Continued)

```
     cache size : 14080 KB

 From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
 physical chip.
   available: 2 nodes (0-1)
   node 0 cpus: 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38
   node 0 size: 192073 MB
   node 0 free: 171952 MB
   node 1 cpus: 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39
   node 1 size: 193505 MB
   node 1 free: 141291 MB
   node distances:
   node   0   1
     0:  10  21
     1:  21  10

 From /proc/meminfo
    MemTotal:       394833124 kB
    HugePages_Total:        0
    Hugepagesize:        2048 kB

 From /etc/*release* /etc/*version*
    os-release:
       NAME="Red Hat Enterprise Linux"
       VERSION="8.1 (Ootpa)"
       ID="rhel"
       ID_LIKE="fedora"
       VERSION_ID="8.1"
       PLATFORM_ID="platform:el8"
       PRETTY_NAME="Red Hat Enterprise Linux 8.1 (Ootpa)"
       ANSI_COLOR="0;31"
    redhat-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
    system-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
    system-release-cpe: cpe:/o:redhat:enterprise_linux:8.1:ga

 uname -a:
    Linux localhost.localdomain 4.18.0-147.el8.x86_64 #1 SMP Thu Sep 26 15:52:44 UTC 2019
    x86_64 x86_64 x86_64 GNU/Linux

 Kernel self-reported vulnerability status:

 CVE-2018-3620 (L1 Terminal Fault):        Not affected
 Microarchitectural Data Sampling:         Not affected
 CVE-2017-5754 (Meltdown):                 Not affected
 CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
                                           via prctl and seccomp
 CVE-2017-5753 (Spectre variant 1):        Mitigation: usercopy/swapgs barriers and __user
```

(Continued on next page)

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

$SPECspeed^{®}2017\_fp\_base = 83.4$

$SPECspeed^{®}2017\_fp\_peak = 84.6$

CPU2017 License: 55	**Test Date:** May-2020
Test Sponsor: Dell Inc.	**Hardware Availability:** Feb-2020
Tested by: Dell Inc.	**Software Availability:** Apr-2020

Platform Notes (Continued)

```
                                            pointer sanitization
  CVE-2017-5715 (Spectre variant 2):      Mitigation: Enhanced IBRS, IBPB: conditional,
                                          RSB filling


  run-level 3 May 15 14:10

  SPEC is set to: /root/cpu2017-ic19.1u1
     Filesystem      Type  Size  Used Avail Use% Mounted on
     /dev/sda2       ext4  439G   29G  388G   7% /

  From /sys/devices/virtual/dmi/id
     BIOS:    Dell Inc. 2.6.3 02/03/2020
     Vendor:  Dell Inc.
     Product: PowerEdge M640
     Product Family: PowerEdge


  Additional information from dmidecode follows.  WARNING: Use caution when you interpret
  this section. The 'dmidecode' program reads system data which is "intended to allow
  hardware to be accurately determined", but the intent may not be met, as there are
  frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
     Memory:
       5x 00AD00B300AD HMA84GR7CJR4N-WM 32 GB 2 rank 2933
       4x 00AD063200AD HMA84GR7CJR4N-WM 32 GB 2 rank 2933
       3x 00AD069D00AD HMA84GR7CJR4N-WM 32 GB 2 rank 2933
       4x Not Specified Not Specified

  (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
C                  | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
                   | 644.nab_s(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
```

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECspeed®2017_fp_base = 83.4

SPECspeed®2017_fp_peak = 84.6

CPU2017 License: 55		**Test Date:**	May-2020
Test Sponsor:	Dell Inc.	**Hardware Availability:**	Feb-2020
Tested by:	Dell Inc.	**Software Availability:**	Apr-2020

Compiler Version Notes (Continued)

```
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------


==============================================================================
Fortran         | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
                | 654.roms_s(base, peak)
------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------


==============================================================================
Fortran, C      | 621.wrf_s(base, peak) 627.cam4_s(base, peak)
                | 628.pop2_s(base, peak)
------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
```
icc
```

Fortran benchmarks:
```
ifort
```

Benchmarks using both Fortran and C:
```
ifort icc
```

Benchmarks using Fortran, C, and C++:
```
icpc icc ifort
```

SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECspeed®2017_fp_base = 83.4

SPECspeed®2017_fp_peak = 84.6

CPU2017 License:	55	**Test Date:**	May-2020
Test Sponsor:	Dell Inc.	**Hardware Availability:**	Feb-2020
Tested by:	Dell Inc.	**Software Availability:**	Apr-2020

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-m64 -std=c11 -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries

Fortran benchmarks:
-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX2 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-nostandard-realloc-lhs -mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using both Fortran and C:
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Benchmarks using Fortran, C, and C++:
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

Peak Compiler Invocation

C benchmarks:
icc

(Continued on next page)

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECspeed®2017_fp_base = 83.4

SPECspeed®2017_fp_peak = 84.6

CPU2017 License: 55   **Test Date:**   May-2020
Test Sponsor: Dell Inc.   **Hardware Availability:** Feb-2020
Tested by: Dell Inc.   **Software Availability:** Apr-2020

Peak Compiler Invocation (Continued)

Fortran benchmarks:
```
ifort
```

Benchmarks using both Fortran and C:
```
ifort icc
```

Benchmarks using Fortran, C, and C++:
```
icpc icc ifort
```

Peak Portability Flags

```
Same as Base Portability Flags
```

Peak Optimization Flags

C benchmarks:

619.lbm_s: `basepeak = yes`

638.imagick_s: `basepeak = yes`

644.nab_s: `-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX2 -ipo -O3`
`-no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP`
`-mbranches-within-32B-boundaries`
`-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

Fortran benchmarks:

603.bwaves_s: `-m64 -Wl,-z,muldefs -prof-gen`(pass 1) `-prof-use`(pass 2)
`-DSPEC_SUPPRESS_OPENMP -DSPEC_OPENMP -ipo -xCORE-AVX2`
`-O3 -no-prec-div -qopt-prefetch -ffinite-math-only`
`-qopt-mem-layout-trans=4 -qopenmp -nostandard-realloc-lhs`
`-mbranches-within-32B-boundaries`
`-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc`

649.fotonik3d_s: `Same as 603.bwaves_s`

654.roms_s: `basepeak = yes`

Benchmarks using both Fortran and C:

(Continued on next page)

Dell Inc.

PowerEdge M640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECspeed®2017_fp_base = 83.4

SPECspeed®2017_fp_peak = 84.6

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Peak Optimization Flags (Continued)

621.wrf_s: -m64 -std=c11 -Wl,-z,muldefs -prof-gen(pass 1)
-prof-use(pass 2) -ipo -xCORE-AVX2 -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

627.cam4_s: basepeak = yes

628.pop2_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: basepeak = yes

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.html
http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-revE10.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml
http://www.spec.org/cpu2017/flags/Dell-Platform-Flags-PowerEdge-revE10.xml

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-05-22 02:36:23-0400.
Report generated on 2020-06-09 16:07:43 by CPU2017 PDF formatter v6255.
Originally published on 2020-06-09.