



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## NEC Corporation

SPECrate®2017\_int\_base = 55.0

Express5800/R120h-1M (Intel Xeon Silver 4210)

SPECrate®2017\_int\_peak = 56.7

CPU2017 License: 9006


Test Sponsor: NEC Corporation

Tested by: NEC Corporation

Test Date: Mar-2020

Hardware Availability: Dec-2019

Software Availability: Sep-2019



### Hardware

CPU Name: Intel Xeon Silver 4210  
 Max MHz: 3200  
 Nominal: 2200  
 Enabled: 10 cores, 1 chip, 2 threads/core  
 Orderable: 1,2 chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 13.75 MB I+D on chip per chip  
 Other: None  
 Memory: 192 GB (12 x 16 GB 2Rx8 PC4-2933Y-R, running at 2400)  
 Storage: 1 x 1 TB SATA, 7200 RPM, RAID 0  
 Other: None

### Software

OS: Red Hat Enterprise Linux Server release 7.7 (Maipo)  
 Kernel 3.10.0-1062.1.1.el7.x86\_64  
 Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler Build 20190416 for Linux;  
 Fortran: Version 19.0.4.227 of Intel Fortran Compiler Build 20190416 for Linux  
 Parallel: No  
 Firmware: NEC BIOS Version U32 v2.22 11/13/2019 released Mar-2020  
 File System: ext4  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 32/64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS set to prefer performance at the cost of additional power usage.



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## NEC Corporation

SPECrate®2017\_int\_base = 55.0

Express5800/R120h-1M (Intel Xeon Silver 4210)

SPECrate®2017\_int\_peak = 56.7

CPU2017 License: 9006  
Test Sponsor: NEC Corporation  
Tested by: NEC Corporation

Test Date: Mar-2020  
Hardware Availability: Dec-2019  
Software Availability: Sep-2019

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	20	797	40.0	<b><u>793</u></b>	<b><u>40.1</u></b>	792	40.2	20	695	45.8	695	45.8	<b><u>695</u></b>	<b><u>45.8</u></b>
502.gcc_r	20	589	48.1	<b><u>590</u></b>	<b><u>48.0</u></b>	598	47.4	20	537	52.7	<b><u>537</u></b>	<b><u>52.7</u></b>	536	52.8
505.mcf_r	20	<b><u>440</u></b>	<b><u>73.4</u></b>	439	73.6	441	73.3	20	441	73.3	<b><u>440</u></b>	<b><u>73.4</u></b>	440	73.4
520.omnetpp_r	20	680	38.6	681	38.6	<b><u>681</u></b>	<b><u>38.6</u></b>	20	680	38.6	681	38.6	<b><u>681</u></b>	<b><u>38.6</u></b>
523.xalancbmk_r	20	320	66.0	<b><u>321</u></b>	<b><u>65.8</u></b>	325	65.0	20	308	68.5	<b><u>309</u></b>	<b><u>68.5</u></b>	309	68.3
525.x264_r	20	334	105	338	104	<b><u>337</u></b>	<b><u>104</u></b>	20	325	108	325	108	<b><u>325</u></b>	<b><u>108</u></b>
531.deepsjeng_r	20	<b><u>507</u></b>	<b><u>45.2</u></b>	507	45.2	505	45.3	20	507	45.2	505	45.4	<b><u>507</u></b>	<b><u>45.2</u></b>
541.leela_r	20	812	40.8	813	40.7	<b><u>813</u></b>	<b><u>40.7</u></b>	20	812	40.8	813	40.7	<b><u>812</u></b>	<b><u>40.8</u></b>
548.exchange2_r	20	501	105	<b><u>503</u></b>	<b><u>104</u></b>	503	104	20	503	104	486	108	<b><u>503</u></b>	<b><u>104</u></b>
557.xz_r	20	605	35.7	606	35.7	<b><u>605</u></b>	<b><u>35.7</u></b>	20	605	35.7	<b><u>606</u></b>	<b><u>35.7</u></b>	606	35.7

SPECrate®2017\_int\_base = 55.0

SPECrate®2017\_int\_peak = 56.7

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH =  
"/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.5  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3 > /proc/sys/vm/drop\_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## NEC Corporation

SPECrate®2017\_int\_base = 55.0

Express5800/R120h-1M (Intel Xeon Silver 4210)

SPECrate®2017\_int\_peak = 56.7

CPU2017 License: 9006

Test Sponsor: NEC Corporation

Tested by: NEC Corporation

Test Date: Mar-2020

Hardware Availability: Dec-2019

Software Availability: Sep-2019

### General Notes (Continued)

is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

### Platform Notes

BIOS Settings:

Thermal Configuration: Maximum Cooling

Workload Profile: General Throughput Compute

Memory Patrol Scrubbing: Disabled

LLC Dead Line Allocation: Disabled

LLC Prefetch: Enabled

Enhanced Processor Performance: Enabled

Workload Profile: Custom

Advanced Memory Protection: Advanced ECC Support

Sub-NUMA Clustering: Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011

running on rl20h1m Tue Mar 17 11:54:46 2020

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz

1 "physical id"s (chips)

20 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 10

siblings : 20

physical 0: cores 0 1 2 3 4 8 9 10 11 12

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 20

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## NEC Corporation

SPECrate®2017\_int\_base = 55.0

Express5800/R120h-1M (Intel Xeon Silver 4210)

SPECrate®2017\_int\_peak = 56.7

CPU2017 License: 9006

Test Sponsor: NEC Corporation

Tested by: NEC Corporation

Test Date: Mar-2020

Hardware Availability: Dec-2019

Software Availability: Sep-2019

### Platform Notes (Continued)

```

On-line CPU(s) list:    0-19
Thread(s) per core:    2
Core(s) per socket:    10
Socket(s):              1
NUMA node(s):          1
Vendor ID:              GenuineIntel
CPU family:             6
Model:                  85
Model name:             Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz
Stepping:               6
CPU MHz:                2200.000
BogoMIPS:               4400.00
Virtualization:         VT-x
L1d cache:              32K
L1i cache:              32K
L2 cache:               1024K
L3 cache:               14080K
NUMA node0 CPU(s):     0-19

```

```

Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch epb cat_l3 cdp_l3 invpcid_single
intel_ppin intel_pt ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw
avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
dtherm ida arat pln pts pku ospke avx512_vnni md_clear spec_ctrl intel_stibp
flush_lld arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 14080 KB

```

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.

```

```

available: 1 nodes (0)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
node 0 size: 196265 MB
node 0 free: 191428 MB
node distances:
node    0
0:     10

```

```

From /proc/meminfo
MemTotal:      197745948 kB
HugePages_Total:      0

```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## NEC Corporation

SPECrate®2017\_int\_base = 55.0

Express5800/R120h-1M (Intel Xeon Silver 4210)

SPECrate®2017\_int\_peak = 56.7

**CPU2017 License:** 9006  
**Test Sponsor:** NEC Corporation  
**Tested by:** NEC Corporation

**Test Date:** Mar-2020  
**Hardware Availability:** Dec-2019  
**Software Availability:** Sep-2019

### Platform Notes (Continued)

Hugepagesize: 2048 kB

From /etc/\*release\* /etc/\*version\*

os-release:

```
NAME="Red Hat Enterprise Linux Server"
VERSION="7.7 (Maipo)"
ID="rhel"
ID_LIKE="fedora"
VARIANT="Server"
VARIANT_ID="server"
VERSION_ID="7.7"
```

```
PRETTY_NAME="Red Hat Enterprise Linux Server 7.7 (Maipo)"
```

```
redhat-release: Red Hat Enterprise Linux Server release 7.7 (Maipo)
```

```
system-release: Red Hat Enterprise Linux Server release 7.7 (Maipo)
```

```
system-release-cpe: cpe:/o:redhat:enterprise_linux:7.7:ga:server
```

uname -a:

```
Linux r120h1m 3.10.0-1062.1.1.el7.x86_64 #1 SMP Tue Aug 13 18:39:59 UTC 2019 x86_64
x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

```
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: Load fences, usercopy/swapgs
barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Full retpoline, IBPB
```

run-level 3 Mar 17 11:49

SPEC is set to: /home/cpu2017

```
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda3 ext4 908G 12G 851G 2% /
```

From /sys/devices/virtual/dmi/id

```
BIOS: NEC U32 11/13/2019
Vendor: NEC
Product: Express5800/R120h-1M
Serial: JPN0084094
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## NEC Corporation

SPECrate®2017\_int\_base = 55.0

Express5800/R120h-1M (Intel Xeon Silver 4210)

SPECrate®2017\_int\_peak = 56.7

**CPU2017 License:** 9006  
**Test Sponsor:** NEC Corporation  
**Tested by:** NEC Corporation

**Test Date:** Mar-2020  
**Hardware Availability:** Dec-2019  
**Software Availability:** Sep-2019

### Platform Notes (Continued)

Memory:

12x HPE P03050-091 16 GB 2 rank 2933  
12x UNKNOWN NOT AVAILABLE

(End of data from sysinfo program)

Regarding the sysinfo display about the memory speed, the correct configured memory speed is 2400 MT/s. The dmidecode description should be as follows:  
12x HPE P03050-091 16 GB 2 rank 2933, configured at 2400

### Compiler Version Notes

=====  
C | 502.gcc\_r(peak)  
-----

Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version  
19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
C | 500.perlbench\_r(base, peak) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
525.x264\_r(base, peak) 557.xz\_r(base, peak)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
C | 502.gcc\_r(peak)  
-----

Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version  
19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
C | 500.perlbench\_r(base, peak) 502.gcc\_r(base) 505.mcf\_r(base, peak)  
525.x264\_r(base, peak) 557.xz\_r(base, peak)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----  
=====

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## NEC Corporation

SPECrate®2017\_int\_base = 55.0

Express5800/R120h-1M (Intel Xeon Silver 4210)

SPECrate®2017\_int\_peak = 56.7

CPU2017 License: 9006

Test Sponsor: NEC Corporation

Tested by: NEC Corporation

Test Date: Mar-2020

Hardware Availability: Dec-2019

Software Availability: Sep-2019

### Compiler Version Notes (Continued)

C++ | 523.xalancbmk\_r(peak)

-----  
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
C++ | 520.omnetpp\_r(base, peak) 523.xalancbmk\_r(base)  
531.deepsjeng\_r(base, peak) 541.leela\_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
C++ | 523.xalancbmk\_r(peak)

-----  
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
C++ | 520.omnetpp\_r(base, peak) 523.xalancbmk\_r(base)  
531.deepsjeng\_r(base, peak) 541.leela\_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
Fortran | 548.exchange2\_r(base, peak)

-----  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

### Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

NEC Corporation

SPECrate®2017\_int\_base = 55.0

Express5800/R120h-1M (Intel Xeon Silver 4210)

SPECrate®2017\_int\_peak = 56.7

CPU2017 License: 9006

Test Sponsor: NEC Corporation

Tested by: NEC Corporation

Test Date: Mar-2020

Hardware Availability: Dec-2019

Software Availability: Sep-2019

## Base Compiler Invocation (Continued)

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

## Base Portability Flags

500.perlbench\_r: -DSPEC\_LP64 -DSPEC\_LINUX\_X64

502.gcc\_r: -DSPEC\_LP64

505.mcf\_r: -DSPEC\_LP64

520.omnetpp\_r: -DSPEC\_LP64

523.xalancbmk\_r: -DSPEC\_LP64 -DSPEC\_LINUX

525.x264\_r: -DSPEC\_LP64

531.deepsjeng\_r: -DSPEC\_LP64

541.leela\_r: -DSPEC\_LP64

548.exchange2\_r: -DSPEC\_LP64

557.xz\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div

-qopt-mem-layout-trans=4

-L/usr/local/IntelCompiler19/compilers\_and\_libraries\_2019.4.227/linux/compiler/lib/intel64

-lqkmalloc

C++ benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div

-qopt-mem-layout-trans=4

-L/usr/local/IntelCompiler19/compilers\_and\_libraries\_2019.4.227/linux/compiler/lib/intel64

-lqkmalloc

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div

-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte

-L/usr/local/IntelCompiler19/compilers\_and\_libraries\_2019.4.227/linux/compiler/lib/intel64

-lqkmalloc





# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**NEC Corporation**

SPECrate®2017\_int\_base = 55.0

Express5800/R120h-1M (Intel Xeon Silver 4210)

SPECrate®2017\_int\_peak = 56.7

**CPU2017 License:** 9006

**Test Sponsor:** NEC Corporation

**Tested by:** NEC Corporation

**Test Date:** Mar-2020

**Hardware Availability:** Dec-2019

**Software Availability:** Sep-2019

## Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m64 -std=c11
```

```
502.gcc_r: icc -m32 -std=c11 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin
```

C++ benchmarks (except as noted below):

```
icpc -m64
```

```
523.xalancbmk_r: icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin
```

Fortran benchmarks:

```
ifort -m64
```

## Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
```

```
502.gcc_r: -D_FILE_OFFSET_BITS=64
```

```
505.mcf_r: -DSPEC_LP64
```

```
520.omnetpp_r: -DSPEC_LP64
```

```
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
```

```
525.x264_r: -DSPEC_LP64
```

```
531.deepsjeng_r: -DSPEC_LP64
```

```
541.leela_r: -DSPEC_LP64
```

```
548.exchange2_r: -DSPEC_LP64
```

```
557.xz_r: -DSPEC_LP64
```

## Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
```

```
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
```

```
-fno-strict-overflow
```

```
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
```

```
-lqkmalloc
```

```
502.gcc_r: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
```

```
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
```

```
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

```
505.mcf_r: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
```

```
-qopt-mem-layout-trans=4
```

(Continued on next page)



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

NEC Corporation

SPECrate®2017\_int\_base = 55.0

Express5800/R120h-1M (Intel Xeon Silver 4210)

SPECrate®2017\_int\_peak = 56.7

CPU2017 License: 9006

Test Date: Mar-2020

Test Sponsor: NEC Corporation

Hardware Availability: Dec-2019

Tested by: NEC Corporation

Software Availability: Sep-2019

## Peak Optimization Flags (Continued)

505.mcf\_r (continued):

```
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc
```

525.x264\_r: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div

```
-qopt-mem-layout-trans=4 -fno-alias
```

```
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc
```

557.xz\_r: Same as 505.mcf\_r

C++ benchmarks:

520.omnetpp\_r: basepeak = yes

523.xalancbmk\_r: -w1,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo

```
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
```

```
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

531.deepsjeng\_r: -w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div

```
-qopt-mem-layout-trans=4
```

```
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
```

```
-lqkmalloc
```

541.leela\_r: Same as 531.deepsjeng\_r

Fortran benchmarks:

```
-w1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
```

```
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
```

```
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
```

```
-lqkmalloc
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.html>

<http://www.spec.org/cpu2017/flags/NEC-Platform-Settings-V1.2-R120h-RevE.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.xml>

<http://www.spec.org/cpu2017/flags/NEC-Platform-Settings-V1.2-R120h-RevE.xml>



# SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

NEC Corporation

SPECrate®2017\_int\_base = 55.0

Express5800/R120h-1M (Intel Xeon Silver 4210)

SPECrate®2017\_int\_peak = 56.7

CPU2017 License: 9006

Test Sponsor: NEC Corporation

Tested by: NEC Corporation

Test Date: Mar-2020

Hardware Availability: Dec-2019

Software Availability: Sep-2019

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2020-03-16 22:54:45-0400.

Report generated on 2020-04-14 14:01:39 by CPU2017 PDF formatter v6255.

Originally published on 2020-04-14.