SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238M, 2.10GHz)

$SPECrate®2017\_int\_base = 483$

$SPECrate®2017\_int\_peak = 505$

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

Benchmark	Copies	base	peak
500.perlbench_r	176	371	426
502.gcc_r	176	387	452
505.mcf_r	176	625	624
520.omnetpp_r	176	325	325
523.xalancbmk_r	176	527	578
525.x264_r	176	981	1030
531.deepsjeng_r	176	392	392
541.leela_r	176	371	376
548.exchange2_r	176	962	961
557.xz_r	176	324	325

SPECrate®2017_int_base (483) SPECrate®2017_int_peak (505)

Hardware

CPU Name: Intel Xeon Gold 6238M
Max MHz: 3700
Nominal: 2100
Enabled: 88 cores, 4 chips, 2 threads/core
Orderable: 2,4 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 30.25 MB I+D on chip per chip
 Other: None
Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2933V-R)
Storage: 1 x 1.9 TB SSD SAS
Other: None

Software

OS: SUSE Linux Enterprise Server 15 (x86_64)
 4.12.14-23-default
Compiler: C/C++: Version 19.0.4.227 of Intel C/C++
 Compiler for Linux;
 Fortran: Version 19.0.4.227 of Intel Fortran
 Compiler for Linux
Parallel: No
Firmware: Version 4.0.3 released Mar-2019
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: --

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238M, 2.10GHz)

SPECrate®2017_int_base = 483

SPECrate®2017_int_peak = 505

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	176	757	370	**755**	**371**	755	371	176	658	426	**657**	**426**	656	427
502.gcc_r	176	**644**	**387**	635	393	647	385	176	**551**	**452**	551	452	551	452
505.mcf_r	176	454	626	455	625	**455**	**625**	176	**456**	**624**	456	624	455	626
520.omnetpp_r	176	**710**	**325**	709	326	710	325	176	**710**	**325**	711	325	708	326
523.xalancbmk_r	176	**353**	**527**	353	526	352	528	176	322	577	321	578	**321**	**578**
525.x264_r	176	314	982	314	980	**314**	**981**	176	301	1020	300	1030	**300**	**1030**
531.deepsjeng_r	176	**515**	**392**	515	392	514	393	176	515	392	**514**	**392**	514	392
541.leela_r	176	785	371	768	379	**785**	**371**	176	784	372	768	379	**776**	**376**
548.exchange2_r	176	477	968	481	959	**480**	**962**	176	**480**	**961**	478	965	482	957
557.xz_r	176	**586**	**324**	586	324	585	325	176	586	325	586	324	**586**	**325**
SPECrate®2017_int_base =		**483**												
SPECrate®2017_int_peak =		**505**												

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH =
     "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>   /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238M, 2.10GHz)

SPECrate®2017_int_base = 483

SPECrate®2017_int_peak = 505

CPU2017 License: 9019		**Test Date:**	Nov-2019
Test Sponsor:	Cisco Systems	**Hardware Availability:**	Apr-2019
Tested by:	Cisco Systems	**Software Availability:**	May-2019

General Notes (Continued)

```
  numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
  jemalloc, a general purpose malloc implementation
  built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
  sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases
```

Platform Notes

```
BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled

 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
 running on linux-mz3p Wed Nov 20 00:25:06 2019

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Gold 6238M CPU @ 2.10GHz
       4  "physical id"s (chips)
       176 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 22
       siblings  : 44
       physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28
       physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28
       physical 2: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28
       physical 3: cores 0 1 2 3 4 5 8 9 10 11 12 16 17 18 19 20 21 24 25 26 27 28

 From lscpu:
    Architecture:        x86_64
    CPU op-mode(s):      32-bit, 64-bit
    Byte Order:          Little Endian
    CPU(s):              176
    On-line CPU(s) list: 0-175
```

(Continued on next page)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238M, 2.10GHz)

SPECrate®2017_int_base = 483

SPECrate®2017_int_peak = 505

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

Platform Notes (Continued)

```
        Thread(s) per core:    2
        Core(s) per socket:    22
        Socket(s):             4
        NUMA node(s):          8
        Vendor ID:             GenuineIntel
        CPU family:            6
        Model:                 85
        Model name:            Intel(R) Xeon(R) Gold 6238M CPU @ 2.10GHz
        Stepping:              7
        CPU MHz:               2100.000
        CPU max MHz:           3700.0000
        CPU min MHz:           1000.0000
        BogoMIPS:              4200.00
        Virtualization:        VT-x
        L1d cache:             32K
        L1i cache:             32K
        L2 cache:              1024K
        L3 cache:              30976K
        NUMA node0 CPU(s):     0-2,6-8,11-13,17,18,88-90,94-96,99-101,105,106
        NUMA node1 CPU(s):     3-5,9,10,14-16,19-21,91-93,97,98,102-104,107-109
        NUMA node2 CPU(s):     22-24,28-30,33-35,39,40,110-112,116-118,121-123,127,128
        NUMA node3 CPU(s):     25-27,31,32,36-38,41-43,113-115,119,120,124-126,129-131
        NUMA node4 CPU(s):     44-46,50-52,55-57,61,62,132-134,138-140,143-145,149,150
        NUMA node5 CPU(s):     47-49,53,54,58-60,63-65,135-137,141,142,146-148,151-153
        NUMA node6 CPU(s):     66-68,72-74,77-79,83,84,154-156,160-162,165-167,171,172
        NUMA node7 CPU(s):     69-71,75,76,80-82,85-87,157-159,163,164,168-170,173-175
        Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
    pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
    lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
    aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
    sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
    tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
    epb cat_l3 cdp_l3 invpcid_single mba tpr_shadow vnmi flexpriority ept vpid fsgsbase
    tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a avx512f avx512dq
    rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec
    xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local ibpb ibrs stibp
    dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni
    arch_capabilities ssbd

 /proc/cpuinfo cache data
    cache size : 30976 KB

 From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
 physical chip.
   available: 8 nodes (0-7)
   node 0 cpus: 0 1 2 6 7 8 11 12 13 17 18 88 89 90 94 95 96 99 100 101 105 106
   node 0 size: 192092 MB
```

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)

https://www.spec.org/

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238M, 2.10GHz)

SPECrate®2017_int_base = 483

SPECrate®2017_int_peak = 505

Platform Notes (Continued)

```
   node 0 free: 191828 MB
   node 1 cpus: 3 4 5 9 10 14 15 16 19 20 21 91 92 93 97 98 102 103 104 107 108 109
   node 1 size: 193526 MB
   node 1 free: 193065 MB
   node 2 cpus: 22 23 24 28 29 30 33 34 35 39 40 110 111 112 116 117 118 121 122 123 127
   128
   node 2 size: 193526 MB
   node 2 free: 193374 MB
   node 3 cpus: 25 26 27 31 32 36 37 38 41 42 43 113 114 115 119 120 124 125 126 129 130
   131
   node 3 size: 193497 MB
   node 3 free: 193335 MB
   node 4 cpus: 44 45 46 50 51 52 55 56 57 61 62 132 133 134 138 139 140 143 144 145 149
   150
   node 4 size: 193526 MB
   node 4 free: 193368 MB
   node 5 cpus: 47 48 49 53 54 58 59 60 63 64 65 135 136 137 141 142 146 147 148 151 152
   153
   node 5 size: 193526 MB
   node 5 free: 193378 MB
   node 6 cpus: 66 67 68 72 73 74 77 78 79 83 84 154 155 156 160 161 162 165 166 167 171
   172
   node 6 size: 193526 MB
   node 6 free: 193338 MB
   node 7 cpus: 69 70 71 75 76 80 81 82 85 86 87 157 158 159 163 164 168 169 170 173 174
   175
   node 7 size: 193523 MB
   node 7 free: 193368 MB
   node distances:
   node   0   1   2   3   4   5   6   7
     0:  10  11  21  21  21  21  21  21
     1:  11  10  21  21  21  21  21  21
     2:  21  21  10  11  21  21  21  21
     3:  21  21  11  10  21  21  21  21
     4:  21  21  21  21  10  11  21  21
     5:  21  21  21  21  11  10  21  21
     6:  21  21  21  21  21  21  10  11
     7:  21  21  21  21  21  21  11  10

 From /proc/meminfo
    MemTotal:       1583868720 kB
    HugePages_Total:        0
    Hugepagesize:        2048 kB

 From /etc/*release* /etc/*version*
    os-release:
       NAME="SLES"
```

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238M, 2.10GHz)

SPECrate®2017_int_base = 483

SPECrate®2017_int_peak = 505

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

Platform Notes (Continued)

```
        VERSION="15"
        VERSION_ID="15"
        PRETTY_NAME="SUSE Linux Enterprise Server 15"
        ID="sles"
        ID_LIKE="suse"
        ANSI_COLOR="0;32"
        CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
   Linux linux-mz3p 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
   x86_64 x86_64 x86_64 GNU/Linux


Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault):        No status reported
Microarchitectural Data Sampling:         No status reported
CVE-2017-5754 (Meltdown):                 Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
                                          via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):        Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):        Mitigation: Indirect Branch Restricted
                                          Speculation, IBPB, IBRS_FW


run-level 3 Nov 20 00:17

SPEC is set to: /home/cpu2017
   Filesystem      Type  Size  Used Avail Use% Mounted on
   /dev/sdb2       xfs   549G   85G  465G  16% /

From /sys/devices/virtual/dmi/id
    BIOS:    Cisco Systems, Inc. C480M5.4.0.3.32.0301190121 03/01/2019
    Vendor:  Cisco
    Product: UCSC-C480-M5
    Serial:  FCH2238W019


Additional information from dmidecode follows.  WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
  Memory:
    48x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)
```

SPEC CPU®2017 Integer Rate Result

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238M, 2.10GHz)

SPECrate®2017_int_base = 483

SPECrate®2017_int_peak = 505

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Nov-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes

```
==============================================================================
C        | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
  19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C        | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
         | 525.x264_r(base, peak) 557.xz_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C        | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
  19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C        | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
         | 525.x264_r(base, peak) 557.xz_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++      | 523.xalancbmk_r(peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
  19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
C++      | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
         | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
```

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org) https://www.spec.org/

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238M, 2.10GHz)

SPECrate®2017_int_base = 483

SPECrate®2017_int_peak = 505

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Nov-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

```
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------


==============================================================================
C++      | 523.xalancbmk_r(peak)
------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
  19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------


==============================================================================
C++      | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
         | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------


==============================================================================
Fortran | 548.exchange2_r(base, peak)
------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
`icc -m64 -std=c11`

C++ benchmarks:
`icpc -m64`

Fortran benchmarks:
`ifort -m64`

Base Portability Flags

500.perlbench_r: `-DSPEC_LP64 -DSPEC_LINUX_X64`

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238M, 2.10GHz)

SPECrate®2017_int_base = 483

SPECrate®2017_int_peak = 505

Base Portability Flags (Continued)

502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

C++ benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64 -std=c11

502.gcc_r: icc -m32 -std=c11 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin

C++ benchmarks (except as noted below):
icpc -m64

523.xalancbmk_r: icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238M, 2.10GHz)

SPECrate®2017_int_base = 483

SPECrate®2017_int_peak = 505

CPU2017 License: 9019		**Test Date:**	Nov-2019
Test Sponsor:	Cisco Systems	**Hardware Availability:**	Apr-2019
Tested by:	Cisco Systems	**Software Availability:**	May-2019

Peak Compiler Invocation (Continued)

Fortran benchmarks:
```
ifort -m64
```

Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

```
502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

```
505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

```
525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

```
557.xz_r: Same as 505.mcf_r
```

(Continued on next page)

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6238M, 2.10GHz)

SPECrate®2017_int_base = 483

SPECrate®2017_int_peak = 505

CPU2017 License: 9019	**Test Date:**	Nov-2019
Test Sponsor: Cisco Systems	**Hardware Availability:**	Apr-2019
Tested by: Cisco Systems	**Software Availability:**	May-2019

Peak Optimization Flags (Continued)

C++ benchmarks:

520.omnetpp_r: `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
`-qopt-mem-layout-trans=4`
`-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
`-lqkmalloc`

523.xalancbmk_r: `-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo`
`-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4`
`-L/usr/local/je5.0.1-32/lib -ljemalloc`

531.deepsjeng_r: `Same as 520.omnetpp_r`

541.leela_r: `Same as 520.omnetpp_r`

Fortran benchmarks:
`-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
`-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte`
`-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
`-lqkmalloc`

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.html
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.html

---

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml

---

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2019-11-20 03:25:05-0500.
Report generated on 2020-07-23 17:06:21 by CPU2017 PDF formatter v6255.
Originally published on 2019-12-10.