



# SPEC® CPU2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

## Hewlett Packard Enterprise

(Test Sponsor: HPE)

### ProLiant DL560 Gen10


(2.50 GHz, Intel Xeon Gold 5215)

SPECspeed2017\_int\_base = 8.45

SPECspeed2017\_int\_peak = Not Run

CPU2017 License: 3  
Test Sponsor: HPE  
Tested by: HPE

Test Date: Apr-2019  
Hardware Availability: Apr-2019  
Software Availability: Feb-2019



### Hardware

CPU Name: Intel Xeon Gold 5215  
Max MHz.: 3400  
Nominal: 2500  
Enabled: 40 cores, 4 chips  
Orderable: 1, 2, 4 chip(s)  
Cache L1: 32 KB I + 32 KB D on chip per core  
L2: 1 MB I+D on chip per core  
L3: 13.75 MB I+D on chip per chip  
Other: None  
Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)  
Storage: 1 x 400 GB SAS SSD, RAID 0  
Other: None

### Software

OS: SUSE Linux Enterprise Server 15 (x86\_64)  
Kernel 4.12.14-23-default  
Compiler: C/C++: Version 19.0.2.187 of Intel C/C++  
Compiler Build 20190117 for Linux;  
Fortran: Version 19.0.2.187 of Intel Fortran  
Compiler Build 20190117 for Linux  
Parallel: Yes  
Firmware: HPE BIOS Version U34 02/02/2019 released Apr-2019  
File System: btrfs  
System State: Run level 3 (multi-user)  
Base Pointers: 64-bit  
Peak Pointers: Not Applicable  
Other: jemalloc memory allocator V5.0.1



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.50 GHz, Intel Xeon Gold 5215)

SPECspeed2017\_int\_base = 8.45

SPECspeed2017\_int\_peak = Not Run

CPU2017 License: 3  
Test Sponsor: HPE  
Tested by: HPE

Test Date: Apr-2019  
Hardware Availability: Apr-2019  
Software Availability: Feb-2019

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	40	305	5.82	<b><u>301</u></b>	<b><u>5.90</u></b>	301	5.90							
602.gcc_s	40	498	8.00	<b><u>489</u></b>	<b><u>8.15</u></b>	484	8.22							
605.mcf_s	40	<b><u>426</u></b>	<b><u>11.1</u></b>	421	11.2	428	11.0							
620.omnetpp_s	40	<b><u>288</u></b>	<b><u>5.66</u></b>	289	5.64	286	5.70							
623.xalancbmk_s	40	131	10.9	130	10.9	<b><u>130</u></b>	<b><u>10.9</u></b>							
625.x264_s	40	149	11.9	149	11.8	<b><u>149</u></b>	<b><u>11.8</u></b>							
631.deepsjeng_s	40	<b><u>301</u></b>	<b><u>4.76</u></b>	301	4.76	302	4.75							
641.leela_s	40	411	4.15	<b><u>411</u></b>	<b><u>4.15</u></b>	411	4.15							
648.exchange2_s	40	240	12.2	<b><u>240</u></b>	<b><u>12.2</u></b>	241	12.2							
657.xz_s	40	312	19.8	<b><u>313</u></b>	<b><u>19.7</u></b>	314	19.7							

SPECspeed2017\_int\_base = 8.45

SPECspeed2017\_int\_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches

## General Notes

Environment variables set by runcpu before the start of the run:  
KMP\_AFFINITY = "granularity=fine,compact"  
LD\_LIBRARY\_PATH = "/home/cpu2017\_u2/lib/ia32:/home/cpu2017\_u2/lib/intel64"  
LD\_LIBRARY\_PATH = "\$LD\_LIBRARY\_PATH:/home/cpu2017\_u2/je5.0.1-32:/home/cpu2017\_u2/je5.0.1-64"  
OMP\_STACKSIZE = "192M"  
Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.5  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.  
jemalloc, a general purpose malloc implementation  
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5  
sources available from jemalloc.net or https://github.com/jemalloc/jemalloc/releases



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL560 Gen10**

(2.50 GHz, Intel Xeon Gold 5215)

SPECspeed2017\_int\_base = 8.45

SPECspeed2017\_int\_peak = Not Run

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Apr-2019

**Hardware Availability:** Apr-2019

**Software Availability:** Feb-2019

## Platform Notes

BIOS Configuration:

Hyper-Threading set to Disabled  
 Thermal Configuration set to Maximum Cooling  
 Memory Patrol Scrubbing set to Disabled  
 LLC Prefetch set to Enabled  
 LLC Dead Line Allocation set to Disabled  
 Enhanced Processor Performance set to Enabled  
 Workload Profile set to General Peak Frequency Compute  
 Minimum Processor Idle Power Core C-State set to C1E State  
 Energy/Performance Bias set to Balanced Power  
 Workload Profile set to Custom  
 Numa Group Size Optimization set to Flat  
 Advanced Memory Protection set to Advanced ECC  
 Sysinfo program /home/cpu2017\_u2/bin/sysinfo  
 Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9  
 running on linux-erfc Tue Apr 9 15:32:06 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```

model name : Intel(R) Xeon(R) Gold 5215 CPU @ 2.50GHz
 4 "physical id"s (chips)
 40 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 10
siblings : 10
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12
physical 2: cores 0 1 2 3 4 8 9 10 11 12
physical 3: cores 0 1 2 3 4 8 9 10 11 12

```

From lscpu:

```

Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 40
On-line CPU(s) list: 0-39
Thread(s) per core: 1
Core(s) per socket: 10
Socket(s): 4
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85

```

(Continued on next page)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL560 Gen10**

**(2.50 GHz, Intel Xeon Gold 5215)**

SPECspeed2017\_int\_base = 8.45

SPECspeed2017\_int\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Apr-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

## Platform Notes (Continued)

```

Model name: Intel(R) Xeon(R) Gold 5215 CPU @ 2.50GHz
Stepping: 6
CPU MHz: 2500.000
BogoMIPS: 5000.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 14080K
NUMA node0 CPU(s): 0-9
NUMA node1 CPU(s): 10-19
NUMA node2 CPU(s): 20-29
NUMA node3 CPU(s): 30-39
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cdp_l3 invpcid_single intel_ppin mba tpr_shadow vnmi flexpriority ept
vpid fsgsbase tsc_adjust bml hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
ibpb ibrs stibp dtherm ida arat pln pts pku ospke avx512_vnni arch_capabilities ssbd

```

```

/proc/cpuinfo cache data
cache size : 14080 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9
node 0 size: 386655 MB
node 0 free: 386321 MB
node 1 cpus: 10 11 12 13 14 15 16 17 18 19
node 1 size: 387069 MB
node 1 free: 386877 MB
node 2 cpus: 20 21 22 23 24 25 26 27 28 29
node 2 size: 387040 MB
node 2 free: 386785 MB
node 3 cpus: 30 31 32 33 34 35 36 37 38 39
node 3 size: 387068 MB
node 3 free: 386930 MB
node distances:
node  0  1  2  3
0:  10  21  21  21
1:  21  10  21  21

```

(Continued on next page)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.50 GHz, Intel Xeon Gold 5215)

SPECspeed2017\_int\_base = 8.45

SPECspeed2017\_int\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Apr-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

## Platform Notes (Continued)

```
2: 21 21 10 21
3: 21 21 21 10
```

```
From /proc/meminfo
MemTotal:      1584983164 kB
HugePages_Total:      0
Hugepagesize:    2048 kB
```

```
From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"
```

```
uname -a:
Linux linux-erfc 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

```
CVE-2017-5754 (Meltdown):          Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation,
IBPB, IBRS_FW
```

```
run-level 3 Apr 9 15:30
```

```
SPEC is set to: /home/cpu2017_u2
Filesystem      Type      Size      Used Avail Use% Mounted on
/dev/sda2       btrfs    371G      42G   328G  12% /home
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```
BIOS HPE U34 02/02/2019
Memory:
48x UNKNOWN NOT AVAILABLE 32 GB 2 rank 2666
```

(End of data from sysinfo program)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**ProLiant DL560 Gen10**

(2.50 GHz, Intel Xeon Gold 5215)

SPECspeed2017\_int\_base = 8.45

SPECspeed2017\_int\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Apr-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

## Compiler Version Notes

=====  
CC 600.perlbench\_s(base) 602.gcc\_s(base) 605.mcf\_s(base) 625.x264\_s(base)  
657.xz\_s(base)  
=====

-----  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
CXXC 620.omnetpp\_s(base) 623.xalancbmk\_s(base) 631.deepsjeng\_s(base)  
641.leela\_s(base)  
=====

-----  
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

=====  
FC 648.exchange2\_s(base)  
=====

-----  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.2.187 Build 20190117  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
-----

## Base Compiler Invocation

C benchmarks:  
icc -m64 -std=c11

C++ benchmarks:  
icpc -m64

Fortran benchmarks:  
ifort -m64

## Base Portability Flags

600.perlbench\_s: -DSPEC\_LP64 -DSPEC\_LINUX\_X64  
602.gcc\_s: -DSPEC\_LP64  
605.mcf\_s: -DSPEC\_LP64  
620.omnetpp\_s: -DSPEC\_LP64

(Continued on next page)



# SPEC CPU2017 Integer Speed Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

ProLiant DL560 Gen10

(2.50 GHz, Intel Xeon Gold 5215)

SPECspeed2017\_int\_base = 8.45

SPECspeed2017\_int\_peak = Not Run

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Apr-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** Feb-2019

## Base Portability Flags (Continued)

```
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-L/home/cpu2017_u2/je5.0.1-64/ -ljemalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.1.144/linux/compiler/lib/intel64
-lqkmallocc
```

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2019-04-03.html>

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revA.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2019-04-03.xml>

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revA.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU2017 v1.0.5 on 2019-04-09 06:02:05-0400.

Report generated on 2019-05-03 11:49:55 by CPU2017 PDF formatter v6067.

Originally published on 2019-05-03.