



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECrate®2017\_fp\_base = 141

SPECrate®2017\_fp\_peak = 144

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2017

Hardware Availability: Aug-2017

Software Availability: Sep-2017



### Hardware

CPU Name: Intel Xeon Gold 5120  
 Max MHz: 3200  
 Nominal: 2200  
 Enabled: 28 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 19.25 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R, running at 2400)  
 Storage: 1 x 600 GB SAS HDD, 10K RPM  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64) 4.4.21-69-default  
 Compiler: C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;  
 Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux  
 Parallel: No  
 Firmware: Version 3.2.1d released Jul-2017  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: None  
 Power Management: --



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECrate®2017\_fp\_base = 141

SPECrate®2017\_fp\_peak = 144

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: Oct-2017  
Hardware Availability: Aug-2017  
Software Availability: Sep-2017

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	56	<b>1346</b>	<b>417</b>	1347	417	1346	417	56	<b>1346</b>	<b>417</b>	1345	418	1346	417
507.cactuBSSN_r	56	553	128	<b>551</b>	<b>129</b>	551	129	56	560	127	<b>561</b>	<b>126</b>	561	126
508.namd_r	56	521	102	<b>525</b>	<b>101</b>	530	100	56	518	103	527	101	<b>519</b>	<b>102</b>
510.parest_r	56	1579	92.8	<b>1587</b>	<b>92.3</b>	1596	91.8	56	1588	92.3	<b>1587</b>	<b>92.3</b>	1582	92.6
511.povray_r	56	<b>778</b>	<b>168</b>	779	168	777	168	56	681	192	672	195	<b>672</b>	<b>195</b>
519.lbm_r	56	619	95.4	<b>619</b>	<b>95.3</b>	620	95.1	56	<b>581</b>	<b>102</b>	581	102	583	101
521.wrf_r	56	743	169	<b>745</b>	<b>168</b>	747	168	56	738	170	<b>733</b>	<b>171</b>	731	172
526.blender_r	56	587	145	587	145	<b>587</b>	<b>145</b>	56	620	138	620	138	<b>620</b>	<b>138</b>
527.cam4_r	56	<b>743</b>	<b>132</b>	743	132	742	132	56	<b>742</b>	<b>132</b>	742	132	742	132
538.imagick_r	56	674	207	<b>674</b>	<b>207</b>	674	207	56	<b>674</b>	<b>207</b>	678	205	673	207
544.nab_r	56	517	182	514	183	<b>514</b>	<b>183</b>	56	<b>508</b>	<b>186</b>	506	186	509	185
549.fotonik3d_r	56	1766	124	<b>1768</b>	<b>123</b>	1768	123	56	<b>1768</b>	<b>123</b>	1768	123	1767	123
554.roms_r	56	1196	74.4	<b>1197</b>	<b>74.4</b>	1197	74.3	56	1169	76.1	<b>1167</b>	<b>76.2</b>	1164	76.4

SPECrate®2017\_fp\_base = 141

SPECrate®2017\_fp\_peak = 144

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
```

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.4  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop\_caches



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECrate®2017\_fp\_base = 141

SPECrate®2017\_fp\_peak = 144

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Sep-2017

### Platform Notes

#### BIOS Settings:

Intel HyperThreading Technology set to Enabled  
CPU performance set to Enterprise  
Power Performance Tuning set to OS  
SNC set to Enabled  
IMC Interleaving set to 1-way Interleave  
Patrol Scrub set to Disabled  
Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f  
running on linux-djj4 Thu Oct 26 01:03:27 2017

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

#### From /proc/cpuinfo

```
model name      : Intel(R) Xeon(R) Gold 5120 CPU @ 2.20GHz
 2 "physical id"s (chips)
 56 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
cpu cores      : 14
siblings       : 28
physical 0:    cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
physical 1:    cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14
```

#### From lscpu:

```
Architecture:    x86_64
CPU op-mode(s):  32-bit, 64-bit
Byte Order:      Little Endian
CPU(s):          56
On-line CPU(s) list:  0-55
Thread(s) per core:  2
Core(s) per socket:  14
Socket(s):       2
NUMA node(s):    4
Vendor ID:       GenuineIntel
CPU family:      6
Model:           85
Model name:      Intel(R) Xeon(R) Gold 5120 CPU @ 2.20GHz
Stepping:        4
CPU MHz:         1377.715
CPU max MHz:     3200.0000
CPU min MHz:     1000.0000
BogoMIPS:        4399.99
Virtualization:  VT-x
L1d cache:      32K
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECrate®2017\_fp\_base = 141

SPECrate®2017\_fp\_peak = 144

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Sep-2017

### Platform Notes (Continued)

```

L1i cache:          32K
L2 cache:           1024K
L3 cache:           19712K
NUMA node0 CPU(s): 0-3,7-9,28-31,35-37
NUMA node1 CPU(s): 4-6,10-13,32-34,38-41
NUMA node2 CPU(s): 14-17,21-23,42-45,49-51
NUMA node3 CPU(s): 18-20,24-27,46-48,52-55
Flags:              fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vnmi flexpriority ept vpid
fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f
avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec
xgetbv1 cqm_llc cqm_occup_llc

```

```

/proc/cpuinfo cache data
cache size : 19712 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 7 8 9 28 29 30 31 35 36 37
node 0 size: 95159 MB
node 0 free: 94799 MB
node 1 cpus: 4 5 6 10 11 12 13 32 33 34 38 39 40 41
node 1 size: 96753 MB
node 1 free: 96411 MB
node 2 cpus: 14 15 16 17 21 22 23 42 43 44 45 49 50 51
node 2 size: 96753 MB
node 2 free: 96407 MB
node 3 cpus: 18 19 20 24 25 26 27 46 47 48 52 53 54 55
node 3 size: 96750 MB
node 3 free: 96400 MB
node distances:
node  0  1  2  3
 0:  10  11  21  21
 1:  11  10  21  21
 2:  21  21  10  11
 3:  21  21  11  10

```

```

From /proc/meminfo
MemTotal:          394666908 kB
HugePages_Total:      0
Hugepagesize:       2048 kB

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECrate®2017\_fp\_base = 141

SPECrate®2017\_fp\_peak = 144

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

**Test Date:** Oct-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Sep-2017

### Platform Notes (Continued)

```

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
  Linux linux-djj4 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
  x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Dec 31 19:34

SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal       xfs   559G  115G  445G  21% /

Additional information from dmidecode follows.  WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
  BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017
  Memory:
    24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666, configured at 2400

(End of data from sysinfo program)

```

### Compiler Version Notes

```

=====
C          | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
          | 544.nab_r(base, peak)
-----
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
-----

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECrate®2017\_fp\_base = 141

SPECrate®2017\_fp\_peak = 144

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

### Compiler Version Notes (Continued)

=====  
C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)  
-----

icpc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----

=====  
C++, C | 511.povray\_r(base, peak) 526.blender\_r(base, peak)  
-----

icpc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----

=====  
C++, C, Fortran | 507.cactuBSSN\_r(base, peak)  
-----

icpc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
ifort (IFORT) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----

=====  
Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
554.roms\_r(base, peak)

ifort (IFORT) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----

=====  
Fortran, C | 521.wrf\_r(base, peak) 527.cam4\_r(base, peak)  
-----

ifort (IFORT) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Cisco Systems**

Cisco UCS B200 M5 (Intel Xeon Gold 5120,  
2.20GHz)

SPECrate®2017\_fp\_base = 141

SPECrate®2017\_fp\_peak = 144

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

## Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Base Portability Flags

503.bwaves\_r: -DSPEC\_LP64

507.cactuBSSN\_r: -DSPEC\_LP64

508.namd\_r: -DSPEC\_LP64

510.parest\_r: -DSPEC\_LP64

511.povray\_r: -DSPEC\_LP64

519.lbm\_r: -DSPEC\_LP64

521.wrf\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian

526.blender\_r: -DSPEC\_LP64 -DSPEC\_LINUX -funsigned-char

527.cam4\_r: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG

538.imagick\_r: -DSPEC\_LP64

544.nab\_r: -DSPEC\_LP64

549.fotonik3d\_r: -DSPEC\_LP64

554.roms\_r: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -mtune=skylake -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX2 -mtune=skylake -ipo -O3 -no-prec-div -qopt-prefetch

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECrate®2017\_fp\_base = 141

SPECrate®2017\_fp\_peak = 144

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

## Base Optimization Flags (Continued)

C++ benchmarks (continued):

-ffinite-math-only -qopt-mem-layout-trans=3

Fortran benchmarks:

-xCORE-AVX2 -mtune=skylake -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -nostandard-realloc-lhs  
-align array32byte

Benchmarks using both Fortran and C:

-xCORE-AVX2 -mtune=skylake -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -nostandard-realloc-lhs  
-align array32byte

Benchmarks using both C and C++:

-xCORE-AVX2 -mtune=skylake -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3

Benchmarks using Fortran, C, and C++:

-xCORE-AVX2 -mtune=skylake -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -nostandard-realloc-lhs  
-align array32byte

## Base Other Flags

C benchmarks:

-m64 -std=c11

C++ benchmarks:

-m64

Fortran benchmarks:

-m64

Benchmarks using both Fortran and C:

-m64 -std=c11

Benchmarks using both C and C++:

-m64 -std=c11

Benchmarks using Fortran, C, and C++:

-m64 -std=c11





# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Cisco Systems**

Cisco UCS B200 M5 (Intel Xeon Gold 5120,  
2.20GHz)

SPECrate®2017\_fp\_base = 141

SPECrate®2017\_fp\_peak = 144

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

## Peak Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using both C and C++:

icpc icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

519.lbm\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -mtune=skylake -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3

538.imagick\_r: -xCORE-AVX2 -mtune=skylake -ipo -O3 -no-prec-div  
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3

544.nab\_r: Same as 519.lbm\_r

C++ benchmarks:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -mtune=skylake -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3

Fortran benchmarks:

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECrate®2017\_fp\_base = 141

SPECrate®2017\_fp\_peak = 144

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

## Peak Optimization Flags (Continued)

503.bwaves\_r: -xCORE-AVX2 -mtune=skylake -ipo -O3 -no-prec-div  
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3  
-nostandard-realloc-lhs -align array32byte

549.fotonik3d\_r: Same as 503.bwaves\_r

554.roms\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -mtune=skylake -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3  
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -mtune=skylake -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -mtune=skylake -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3

Benchmarks using Fortran, C, and C++:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -mtune=skylake -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

## Peak Other Flags

C benchmarks:

-m64 -std=c11

C++ benchmarks:

-m64

Fortran benchmarks:

-m64

Benchmarks using both Fortran and C:

-m64 -std=c11

Benchmarks using both C and C++:

-m64 -std=c11

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 5120, 2.20GHz)

SPECrate®2017\_fp\_base = 141

SPECrate®2017\_fp\_peak = 144

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Oct-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

## Peak Other Flags (Continued)

Benchmarks using Fortran, C, and C++:

-m64 -std=c11

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2017-10-26 01:03:26-0400.

Report generated on 2020-06-25 17:34:23 by CPU2017 PDF formatter v6255.

Originally published on 2017-11-14.