SPEC Seal of Reviewal CINT2000 Result
Copyright © 1999-2004 Standard Performance Evaluation Corporation
Unisys Corporation
Unisys ES7000 ORION 540 (3.0GHz Xeon MP)
SPECint_rate2000 = 171    
SPECint_rate_base2000 = 159    
SPEC license # 15 Tested by: Unisys Corporation Test date: Mar-2004 Hardware Avail: Apr-2004 Software Avail: Mar-2004
Graph Scale Benchmark Base
Copies		 Base
Runtime		 Base
Ratio		 Copies Runtime Ratio
164.gzip base result bar (137)
164.gzip peak result bar (140)		 164.gzip 16 189    137     16 186    140    
175.vpr base result bar (112)
175.vpr peak result bar (126)		 175.vpr 16 232    112     16 206    126    
176.gcc base result bar (187)
176.gcc peak result bar (187)		 176.gcc 16 109    187     16 109    187    
181.mcf base result bar (96.3)
181.mcf peak result bar (98.0)		 181.mcf 16 347    96.3   16 341    98.0  
186.crafty base result bar (198)
186.crafty peak result bar (214)		 186.crafty 16 93.6  198     16 86.7  214    
197.parser base result bar (202)
197.parser peak result bar (216)		 197.parser 16 166    202     16 155    216    
252.eon base result bar (236)
252.eon peak result bar (288)		 252.eon 16 102    236     16 83.8  288    
253.perlbmk base result bar (181)
253.perlbmk peak result bar (225)		 253.perlbmk 16 184    181     16 149    225    
254.gap base result bar (62.8)
254.gap peak result bar (63.2)		 254.gap 16 325    62.8   16 323    63.2  
255.vortex base result bar (184)
255.vortex peak result bar (204)		 255.vortex 16 191    184     16 172    204    
256.bzip2 base result bar (178)
256.bzip2 peak result bar (178)		 256.bzip2 16 157    178     16 157    178    
300.twolf base result bar (271)
300.twolf peak result bar (276)		 300.twolf 16 205    271     16 201    276    
  SPECint_rate_base2000 159      
  SPECint_rate2000 171    

Hardware
Hardware Vendor: Unisys Corporation
Model Name: Unisys ES7000 ORION 540 (3.0GHz Xeon MP)
CPU: Intel Xeon MP (400MHz system bus)
CPU MHz: 3000
FPU: Integrated
CPU(s) enabled: 16 cores, 16 chips, 1 core/chip(HT Technology disabled)
CPU(s) orderable: 16,20,24,28,32
Parallel: No
Primary Cache: 12K(I) micro-ops+8KBD on chip
Secondary Cache: 512KB(I+D) on chip
L3 Cache: 4096KB(I+D) on chip
Other Cache: 32MB L4 Cache off chip per 4 CPUs
Memory: 4GB
Disk Subsystem: 2X36GB SCSI RAID0 DISKs (15K rpm each)
Other Hardware:
Software
Operating System: MS Windows 2003 Datacenter Edition Build 3790
Compiler: Intel C++ Compiler 7.1 Build 20031229Z
Microsoft .NET Visual 7.0.9466 (for libraries)
SmartHeap Library Version 7.1
File System: NTFS
System State: Default
Notes / Tuning Information 
 +FDO: PASS1=-Qprof_gen  PASS2=-Qprof_use
 Base tuning for C programs  : -Qxi -Qipo -Qfp_port
 Base tuning for C++ programs: -QxW -Qipo -GX -GR
 Portability flags:
 176.gcc: -Dalloca=_alloca /F10000000
 186.crafy: -DNT_i386
 253.perlbmk: -DSPEC_CPU2000_NTOS -DPERLDLL /MT
 254.gap: -DSYS_HAS_CALLOC_PROTO -DSYS_HAS_MALLOC_PROTO
 Peak tuning:
 164.gzip:     -QxW -Qipo -Oa -Oi- +FDO 
 175.vpr:      -QxW -Qipo     -O3  +FDO 
 176.gcc:      basepeak=yes
 181.mcf:      -QxW -Qipo     -O3 +FDO
 186.crafty:   -QxW -Qipo -Oa -O3 +FDO  
 197.parser:   -QxW -Qipo     -O3 +FDO
 252.eon:      -QxW -Qipo     -O3 +FDO
 253.perlbmk:  -QxW -Qipo     -O3 +FDO shlW32M.lib
 254.gap:      basepeak=yes
 255.vortex    -QxW -Qipo     -O3 +FDO 
 256.bzip2:    basepeak=yes
 300.twolf:    -QxW -Qipo     -O3 +FDO shlW32M.lib

 Enabled two user settings in the BIOS :
 1."Adjacent Sector Prefetch"
 2."Prefetch Queue"
 HT Technology disabled through Unisys Sentinel System Management Product

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org
Copyright © 1999-2004 Standard Performance Evaluation Corporation

First published at SPEC.org on 04-May-2004

Generated on Tue May 4 14:21:07 2004 by SPEC CPU2000 HTML formatter v1.01