source: trunk/binutils/gas/config/tc-i386.h@ 2562

Last change on this file since 2562 was 618, checked in by bird, 22 years ago

Joined the port of 2.11.2 with 2.14.

  • Property cvs2svn:cvs-rev set to 1.3
  • Property svn:eol-style set to native
  • Property svn:executable set to *
File size: 18.8 KB
Line 
1/* tc-i386.h -- Header file for tc-i386.c
2 Copyright 1989, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000,
3 2001, 2002, 2003
4 Free Software Foundation, Inc.
5
6 This file is part of GAS, the GNU Assembler.
7
8 GAS is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
10 the Free Software Foundation; either version 2, or (at your option)
11 any later version.
12
13 GAS is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
17
18 You should have received a copy of the GNU General Public License
19 along with GAS; see the file COPYING. If not, write to the Free
20 Software Foundation, 59 Temple Place - Suite 330, Boston, MA
21 02111-1307, USA. */
22
23#ifndef TC_I386
24#define TC_I386 1
25
26#ifdef ANSI_PROTOTYPES
27struct fix;
28#endif
29
30#define TARGET_BYTES_BIG_ENDIAN 0
31
32#ifdef TE_LYNX
33#define TARGET_FORMAT "coff-i386-lynx"
34#endif
35
36#ifdef BFD_ASSEMBLER
37#define TARGET_ARCH bfd_arch_i386
38#define TARGET_MACH (i386_mach ())
39extern unsigned long i386_mach PARAMS ((void));
40
41#ifdef TE_FreeBSD
42#define AOUT_TARGET_FORMAT "a.out-i386-freebsd"
43#endif
44#ifdef TE_NetBSD
45#define AOUT_TARGET_FORMAT "a.out-i386-netbsd"
46#endif
47#ifdef TE_386BSD
48#define AOUT_TARGET_FORMAT "a.out-i386-bsd"
49#endif
50#ifdef TE_LINUX
51#define AOUT_TARGET_FORMAT "a.out-i386-linux"
52#endif
53#ifdef TE_Mach
54#define AOUT_TARGET_FORMAT "a.out-mach3"
55#endif
56#ifdef TE_DYNIX
57#define AOUT_TARGET_FORMAT "a.out-i386-dynix"
58#endif
59#ifdef TE_EMX
60#define AOUT_TARGET_FORMAT "a.out-emx"
61#endif
62#ifndef AOUT_TARGET_FORMAT
63#define AOUT_TARGET_FORMAT "a.out-i386"
64#endif
65
66#ifdef TE_FreeBSD
67#define ELF_TARGET_FORMAT "elf32-i386-freebsd"
68#endif
69#ifndef ELF_TARGET_FORMAT
70#define ELF_TARGET_FORMAT "elf32-i386"
71#endif
72
73#if ((defined (OBJ_MAYBE_COFF) && defined (OBJ_MAYBE_AOUT)) \
74 || defined (OBJ_ELF) || defined (OBJ_MAYBE_ELF))
75extern const char *i386_target_format PARAMS ((void));
76#define TARGET_FORMAT i386_target_format ()
77#else
78#ifdef OBJ_ELF
79#define TARGET_FORMAT ELF_TARGET_FORMAT
80#endif
81#ifdef OBJ_AOUT
82#define TARGET_FORMAT AOUT_TARGET_FORMAT
83#endif
84#endif
85
86#if (defined (OBJ_MAYBE_ELF) || defined (OBJ_ELF))
87#define md_end i386_elf_emit_arch_note
88extern void i386_elf_emit_arch_note PARAMS ((void));
89#endif
90
91#define SUB_SEGMENT_ALIGN(SEG, FRCHAIN) 0
92
93#else /* ! BFD_ASSEMBLER */
94
95/* COFF STUFF */
96
97#define COFF_MAGIC I386MAGIC
98#define BFD_ARCH bfd_arch_i386
99#define COFF_FLAGS F_AR32WR
100#define TC_COUNT_RELOC(x) ((x)->fx_addsy || (x)->fx_r_type==7)
101#define TC_COFF_FIX2RTYPE(FIX) tc_coff_fix2rtype(FIX)
102extern short tc_coff_fix2rtype PARAMS ((struct fix *));
103#define TC_COFF_SIZEMACHDEP(frag) tc_coff_sizemachdep (frag)
104extern int tc_coff_sizemachdep PARAMS ((fragS *frag));
105
106#ifdef TE_GO32
107/* DJGPP now expects some sections to be 2**4 aligned. */
108#define SUB_SEGMENT_ALIGN(SEG, FRCHAIN) \
109 ((strcmp (obj_segment_name (SEG), ".text") == 0 \
110 || strcmp (obj_segment_name (SEG), ".data") == 0 \
111 || strcmp (obj_segment_name (SEG), ".bss") == 0 \
112 || strncmp (obj_segment_name (SEG), ".gnu.linkonce.t", 15) == 0 \
113 || strncmp (obj_segment_name (SEG), ".gnu.linkonce.d", 15) == 0 \
114 || strncmp (obj_segment_name (SEG), ".gnu.linkonce.r", 15) == 0) \
115 ? 4 \
116 : 2)
117#else
118#define SUB_SEGMENT_ALIGN(SEG, FRCHAIN) 2
119#endif
120
121#ifdef TE_386BSD
122/* The BSDI linker apparently rejects objects with a machine type of
123 M_386 (100). */
124#define AOUT_MACHTYPE 0
125#else
126#define AOUT_MACHTYPE 100
127#endif
128
129#ifndef OBJ_AOUT
130#ifndef TE_PE
131#ifndef TE_GO32
132/* Local labels starts with .L */
133#define LOCAL_LABEL(name) (name[0] == '.' \
134 && (name[1] == 'L' || name[1] == 'X' || name[1] == '.'))
135#endif
136#endif
137#endif
138
139#define tc_aout_pre_write_hook(x) {;} /* not used */
140#define tc_crawl_symbol_chain(a) {;} /* not used */
141#define tc_headers_hook(a) {;} /* not used */
142#define tc_coff_symbol_emit_hook(a) {;} /* not used */
143
144#endif /* ! BFD_ASSEMBLER */
145
146#define LOCAL_LABELS_FB 1
147
148extern const char extra_symbol_chars[];
149#define tc_symbol_chars extra_symbol_chars
150
151#define MAX_OPERANDS 3 /* max operands per insn */
152#define MAX_IMMEDIATE_OPERANDS 2/* max immediates per insn (lcall, ljmp) */
153#define MAX_MEMORY_OPERANDS 2 /* max memory refs per insn (string ops) */
154
155/* Prefixes will be emitted in the order defined below.
156 WAIT_PREFIX must be the first prefix since FWAIT is really is an
157 instruction, and so must come before any prefixes. */
158#define WAIT_PREFIX 0
159#define LOCKREP_PREFIX 1
160#define ADDR_PREFIX 2
161#define DATA_PREFIX 3
162#define SEG_PREFIX 4
163#define REX_PREFIX 5 /* must come last. */
164#define MAX_PREFIXES 6 /* max prefixes per opcode */
165
166/* we define the syntax here (modulo base,index,scale syntax) */
167#define REGISTER_PREFIX '%'
168#define IMMEDIATE_PREFIX '$'
169#define ABSOLUTE_PREFIX '*'
170
171#define TWO_BYTE_OPCODE_ESCAPE 0x0f
172#define NOP_OPCODE (char) 0x90
173
174/* register numbers */
175#define EBP_REG_NUM 5
176#define ESP_REG_NUM 4
177
178/* modrm_byte.regmem for twobyte escape */
179#define ESCAPE_TO_TWO_BYTE_ADDRESSING ESP_REG_NUM
180/* index_base_byte.index for no index register addressing */
181#define NO_INDEX_REGISTER ESP_REG_NUM
182/* index_base_byte.base for no base register addressing */
183#define NO_BASE_REGISTER EBP_REG_NUM
184#define NO_BASE_REGISTER_16 6
185
186/* these are the instruction mnemonic suffixes. */
187#define WORD_MNEM_SUFFIX 'w'
188#define BYTE_MNEM_SUFFIX 'b'
189#define SHORT_MNEM_SUFFIX 's'
190#define LONG_MNEM_SUFFIX 'l'
191#define QWORD_MNEM_SUFFIX 'q'
192/* Intel Syntax */
193#define LONG_DOUBLE_MNEM_SUFFIX 'x'
194
195/* modrm.mode = REGMEM_FIELD_HAS_REG when a register is in there */
196#define REGMEM_FIELD_HAS_REG 0x3/* always = 0x3 */
197#define REGMEM_FIELD_HAS_MEM (~REGMEM_FIELD_HAS_REG)
198
199#define END_OF_INSN '\0'
200
201/* Intel Syntax */
202/* Values 0-4 map onto scale factor */
203#define BYTE_PTR 0
204#define WORD_PTR 1
205#define DWORD_PTR 2
206#define QWORD_PTR 3
207#define XWORD_PTR 4
208#define SHORT 5
209#define OFFSET_FLAT 6
210#define FLAT 7
211#define NONE_FOUND 8
212
213typedef struct
214{
215 /* instruction name sans width suffix ("mov" for movl insns) */
216 char *name;
217
218 /* how many operands */
219 unsigned int operands;
220
221 /* base_opcode is the fundamental opcode byte without optional
222 prefix(es). */
223 unsigned int base_opcode;
224
225 /* extension_opcode is the 3 bit extension for group <n> insns.
226 This field is also used to store the 8-bit opcode suffix for the
227 AMD 3DNow! instructions.
228 If this template has no extension opcode (the usual case) use None */
229 unsigned int extension_opcode;
230#define None 0xffff /* If no extension_opcode is possible. */
231
232 /* cpu feature flags */
233 unsigned int cpu_flags;
234#define Cpu086 0x1 /* Any old cpu will do, 0 does the same */
235#define Cpu186 0x2 /* i186 or better required */
236#define Cpu286 0x4 /* i286 or better required */
237#define Cpu386 0x8 /* i386 or better required */
238#define Cpu486 0x10 /* i486 or better required */
239#define Cpu586 0x20 /* i585 or better required */
240#define Cpu686 0x40 /* i686 or better required */
241#define CpuP4 0x80 /* Pentium4 or better required */
242#define CpuK6 0x100 /* AMD K6 or better required*/
243#define CpuAthlon 0x200 /* AMD Athlon or better required*/
244#define CpuSledgehammer 0x400 /* Sledgehammer or better required */
245#define CpuMMX 0x800 /* MMX support required */
246#define CpuSSE 0x1000 /* Streaming SIMD extensions required */
247#define CpuSSE2 0x2000 /* Streaming SIMD extensions 2 required */
248#define Cpu3dnow 0x4000 /* 3dnow! support required */
249
250 /* These flags are set by gas depending on the flag_code. */
251#define Cpu64 0x4000000 /* 64bit support required */
252#define CpuNo64 0x8000000 /* Not supported in the 64bit mode */
253
254 /* The default value for unknown CPUs - enable all features to avoid problems. */
255#define CpuUnknownFlags (Cpu086|Cpu186|Cpu286|Cpu386|Cpu486|Cpu586|Cpu686|CpuP4|CpuSledgehammer|CpuMMX|CpuSSE|CpuSSE2|Cpu3dnow|CpuK6|CpuAthlon)
256
257 /* the bits in opcode_modifier are used to generate the final opcode from
258 the base_opcode. These bits also are used to detect alternate forms of
259 the same instruction */
260 unsigned int opcode_modifier;
261
262 /* opcode_modifier bits: */
263#define W 0x1 /* set if operands can be words or dwords
264 encoded the canonical way */
265#define D 0x2 /* D = 0 if Reg --> Regmem;
266 D = 1 if Regmem --> Reg: MUST BE 0x2 */
267#define Modrm 0x4
268#define FloatR 0x8 /* src/dest swap for floats: MUST BE 0x8 */
269#define ShortForm 0x10 /* register is in low 3 bits of opcode */
270#define FloatMF 0x20 /* FP insn memory format bit, sized by 0x4 */
271#define Jump 0x40 /* special case for jump insns. */
272#define JumpDword 0x80 /* call and jump */
273#define JumpByte 0x100 /* loop and jecxz */
274#define JumpInterSegment 0x200 /* special case for intersegment leaps/calls */
275#define FloatD 0x400 /* direction for float insns: MUST BE 0x400 */
276#define Seg2ShortForm 0x800 /* encoding of load segment reg insns */
277#define Seg3ShortForm 0x1000 /* fs/gs segment register insns. */
278#define Size16 0x2000 /* needs size prefix if in 32-bit mode */
279#define Size32 0x4000 /* needs size prefix if in 16-bit mode */
280#define Size64 0x8000 /* needs size prefix if in 16-bit mode */
281#define IgnoreSize 0x10000 /* instruction ignores operand size prefix */
282#define DefaultSize 0x20000 /* default insn size depends on mode */
283#define No_bSuf 0x40000 /* b suffix on instruction illegal */
284#define No_wSuf 0x80000 /* w suffix on instruction illegal */
285#define No_lSuf 0x100000 /* l suffix on instruction illegal */
286#define No_sSuf 0x200000 /* s suffix on instruction illegal */
287#define No_qSuf 0x400000 /* q suffix on instruction illegal */
288#define No_xSuf 0x800000 /* x suffix on instruction illegal */
289#define FWait 0x1000000 /* instruction needs FWAIT */
290#define IsString 0x2000000 /* quick test for string instructions */
291#define regKludge 0x4000000 /* fake an extra reg operand for clr, imul */
292#define IsPrefix 0x8000000 /* opcode is a prefix */
293#define ImmExt 0x10000000 /* instruction has extension in 8 bit imm */
294#define NoRex64 0x20000000 /* instruction don't need Rex64 prefix. */
295#define Rex64 0x40000000 /* instruction require Rex64 prefix. */
296#define Ugh 0x80000000 /* deprecated fp insn, gets a warning */
297
298 /* operand_types[i] describes the type of operand i. This is made
299 by OR'ing together all of the possible type masks. (e.g.
300 'operand_types[i] = Reg|Imm' specifies that operand i can be
301 either a register or an immediate operand. */
302 unsigned int operand_types[3];
303
304 /* operand_types[i] bits */
305 /* register */
306#define Reg8 0x1 /* 8 bit reg */
307#define Reg16 0x2 /* 16 bit reg */
308#define Reg32 0x4 /* 32 bit reg */
309#define Reg64 0x8 /* 64 bit reg */
310 /* immediate */
311#define Imm8 0x10 /* 8 bit immediate */
312#define Imm8S 0x20 /* 8 bit immediate sign extended */
313#define Imm16 0x40 /* 16 bit immediate */
314#define Imm32 0x80 /* 32 bit immediate */
315#define Imm32S 0x100 /* 32 bit immediate sign extended */
316#define Imm64 0x200 /* 64 bit immediate */
317#define Imm1 0x400 /* 1 bit immediate */
318 /* memory */
319#define BaseIndex 0x800
320 /* Disp8,16,32 are used in different ways, depending on the
321 instruction. For jumps, they specify the size of the PC relative
322 displacement, for baseindex type instructions, they specify the
323 size of the offset relative to the base register, and for memory
324 offset instructions such as `mov 1234,%al' they specify the size of
325 the offset relative to the segment base. */
326#define Disp8 0x1000 /* 8 bit displacement */
327#define Disp16 0x2000 /* 16 bit displacement */
328#define Disp32 0x4000 /* 32 bit displacement */
329#define Disp32S 0x8000 /* 32 bit signed displacement */
330#define Disp64 0x10000 /* 64 bit displacement */
331 /* specials */
332#define InOutPortReg 0x20000 /* register to hold in/out port addr = dx */
333#define ShiftCount 0x40000 /* register to hold shift cound = cl */
334#define Control 0x80000 /* Control register */
335#define Debug 0x100000 /* Debug register */
336#define Test 0x200000 /* Test register */
337#define FloatReg 0x400000 /* Float register */
338#define FloatAcc 0x800000 /* Float stack top %st(0) */
339#define SReg2 0x1000000 /* 2 bit segment register */
340#define SReg3 0x2000000 /* 3 bit segment register */
341#define Acc 0x4000000 /* Accumulator %al or %ax or %eax */
342#define JumpAbsolute 0x8000000
343#define RegMMX 0x10000000 /* MMX register */
344#define RegXMM 0x20000000 /* XMM registers in PIII */
345#define EsSeg 0x40000000 /* String insn operand with fixed es segment */
346
347 /* InvMem is for instructions with a modrm byte that only allow a
348 general register encoding in the i.tm.mode and i.tm.regmem fields,
349 eg. control reg moves. They really ought to support a memory form,
350 but don't, so we add an InvMem flag to the register operand to
351 indicate that it should be encoded in the i.tm.regmem field. */
352#define InvMem 0x80000000
353
354#define Reg (Reg8|Reg16|Reg32|Reg64) /* gen'l register */
355#define WordReg (Reg16|Reg32|Reg64)
356#define ImplicitRegister (InOutPortReg|ShiftCount|Acc|FloatAcc)
357#define Imm (Imm8|Imm8S|Imm16|Imm32S|Imm32|Imm64) /* gen'l immediate */
358#define EncImm (Imm8|Imm16|Imm32|Imm32S) /* Encodable gen'l immediate */
359#define Disp (Disp8|Disp16|Disp32|Disp32S|Disp64) /* General displacement */
360#define AnyMem (Disp8|Disp16|Disp32|Disp32S|BaseIndex|InvMem) /* General memory */
361 /* The following aliases are defined because the opcode table
362 carefully specifies the allowed memory types for each instruction.
363 At the moment we can only tell a memory reference size by the
364 instruction suffix, so there's not much point in defining Mem8,
365 Mem16, Mem32 and Mem64 opcode modifiers - We might as well just use
366 the suffix directly to check memory operands. */
367#define LLongMem AnyMem /* 64 bits (or more) */
368#define LongMem AnyMem /* 32 bit memory ref */
369#define ShortMem AnyMem /* 16 bit memory ref */
370#define WordMem AnyMem /* 16 or 32 bit memory ref */
371#define ByteMem AnyMem /* 8 bit memory ref */
372}
373template;
374
375/*
376 'templates' is for grouping together 'template' structures for opcodes
377 of the same name. This is only used for storing the insns in the grand
378 ole hash table of insns.
379 The templates themselves start at START and range up to (but not including)
380 END.
381 */
382typedef struct
383{
384 const template *start;
385 const template *end;
386}
387templates;
388
389/* these are for register name --> number & type hash lookup */
390typedef struct
391{
392 char *reg_name;
393 unsigned int reg_type;
394 unsigned int reg_flags;
395#define RegRex 0x1 /* Extended register. */
396#define RegRex64 0x2 /* Extended 8 bit register. */
397 unsigned int reg_num;
398}
399reg_entry;
400
401typedef struct
402{
403 char *seg_name;
404 unsigned int seg_prefix;
405}
406seg_entry;
407
408/* 386 operand encoding bytes: see 386 book for details of this. */
409typedef struct
410{
411 unsigned int regmem; /* codes register or memory operand */
412 unsigned int reg; /* codes register operand (or extended opcode) */
413 unsigned int mode; /* how to interpret regmem & reg */
414}
415modrm_byte;
416
417/* x86-64 extension prefix. */
418typedef int rex_byte;
419#define REX_OPCODE 0x40
420
421/* Indicates 64 bit operand size. */
422#define REX_MODE64 8
423/* High extension to reg field of modrm byte. */
424#define REX_EXTX 4
425/* High extension to SIB index field. */
426#define REX_EXTY 2
427/* High extension to base field of modrm or SIB, or reg field of opcode. */
428#define REX_EXTZ 1
429
430/* 386 opcode byte to code indirect addressing. */
431typedef struct
432{
433 unsigned base;
434 unsigned index;
435 unsigned scale;
436}
437sib_byte;
438
439/* x86 arch names and features */
440typedef struct
441{
442 const char *name; /* arch name */
443 unsigned int flags; /* cpu feature flags */
444}
445arch_entry;
446
447/* The name of the global offset table generated by the compiler. Allow
448 this to be overridden if need be. */
449#ifndef GLOBAL_OFFSET_TABLE_NAME
450#define GLOBAL_OFFSET_TABLE_NAME "_GLOBAL_OFFSET_TABLE_"
451#endif
452
453#ifndef LEX_AT
454#define TC_PARSE_CONS_EXPRESSION(EXP, NBYTES) x86_cons (EXP, NBYTES)
455extern void x86_cons PARAMS ((expressionS *, int));
456
457#define TC_CONS_FIX_NEW(FRAG,OFF,LEN,EXP) x86_cons_fix_new(FRAG, OFF, LEN, EXP)
458extern void x86_cons_fix_new
459 PARAMS ((fragS *, unsigned int, unsigned int, expressionS *));
460#endif
461
462#define DIFF_EXPR_OK /* foo-. gets turned into PC relative relocs */
463
464#ifdef BFD_ASSEMBLER
465#define NO_RELOC BFD_RELOC_NONE
466
467void i386_validate_fix PARAMS ((struct fix *));
468#define TC_VALIDATE_FIX(FIX,SEGTYPE,SKIP) i386_validate_fix(FIX)
469
470#define tc_fix_adjustable(X) tc_i386_fix_adjustable(X)
471extern int tc_i386_fix_adjustable PARAMS ((struct fix *));
472
473/* Values passed to md_apply_fix3 don't include the symbol value. */
474#define MD_APPLY_SYM_VALUE(FIX) 0
475
476/* ELF wants external syms kept, as does PE COFF. */
477#if defined (TE_PE) && defined (STRICT_PE_FORMAT)
478#define EXTERN_FORCE_RELOC \
479 (OUTPUT_FLAVOR == bfd_target_elf_flavour \
480 || OUTPUT_FLAVOR == bfd_target_coff_flavour)
481#else
482#define EXTERN_FORCE_RELOC \
483 (OUTPUT_FLAVOR == bfd_target_elf_flavour)
484#endif
485
486/* This expression evaluates to true if the relocation is for a local
487 object for which we still want to do the relocation at runtime.
488 False if we are willing to perform this relocation while building
489 the .o file. GOTOFF does not need to be checked here because it is
490 not pcrel. I am not sure if some of the others are ever used with
491 pcrel, but it is easier to be safe than sorry. */
492
493#define TC_FORCE_RELOCATION_LOCAL(FIX) \
494 (!(FIX)->fx_pcrel \
495 || (FIX)->fx_plt \
496 || (FIX)->fx_r_type == BFD_RELOC_386_PLT32 \
497 || (FIX)->fx_r_type == BFD_RELOC_386_GOT32 \
498 || (FIX)->fx_r_type == BFD_RELOC_386_GOTPC \
499 || TC_FORCE_RELOCATION (FIX))
500
501#else /* ! BFD_ASSEMBLER */
502
503#define NO_RELOC 0
504
505#define TC_RVA_RELOC 7
506
507/* Need this for PIC relocations */
508#define NEED_FX_R_TYPE
509
510#undef REVERSE_SORT_RELOCS
511
512/* For COFF. */
513#define TC_FORCE_RELOCATION(FIX) \
514 ((FIX)->fx_r_type == 7 || generic_force_reloc (FIX))
515#endif /* ! BFD_ASSEMBLER */
516
517#define md_operand(x)
518
519extern const struct relax_type md_relax_table[];
520#define TC_GENERIC_RELAX_TABLE md_relax_table
521
522#define md_do_align(n, fill, len, max, around) \
523if ((n) && !need_pass_2 \
524 && (!(fill) || ((char)*(fill) == (char)0x90 && (len) == 1)) \
525 && subseg_text_p (now_seg)) \
526 { \
527 frag_align_code ((n), (max)); \
528 goto around; \
529 }
530
531#define MAX_MEM_FOR_RS_ALIGN_CODE 15
532
533extern void i386_align_code PARAMS ((fragS *, int));
534
535#define HANDLE_ALIGN(fragP) \
536if (fragP->fr_type == rs_align_code) \
537 i386_align_code (fragP, (fragP->fr_next->fr_address \
538 - fragP->fr_address \
539 - fragP->fr_fix));
540
541void i386_print_statistics PARAMS ((FILE *));
542#define tc_print_statistics i386_print_statistics
543
544#define md_number_to_chars number_to_chars_littleendian
545
546#ifdef SCO_ELF
547#define tc_init_after_args() sco_id ()
548extern void sco_id PARAMS ((void));
549#endif
550
551#endif /* TC_I386 */
Note: See TracBrowser for help on using the repository browser.