source: branches/libc-0.6/src/binutils/include/opcode/avr.h

Last change on this file was 610, checked in by bird, 22 years ago

This commit was generated by cvs2svn to compensate for changes in r609,
which included commits to RCS files with non-trunk default branches.

  • Property cvs2svn:cvs-rev set to 1.1.1.2
  • Property svn:eol-style set to native
  • Property svn:executable set to *
File size: 13.0 KB
Line 
1/* Opcode table for the Atmel AVR micro controllers.
2
3 Copyright 2000 Free Software Foundation, Inc.
4 Contributed by Denis Chertykov <denisc@overta.ru>
5
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 2, or (at your option)
9 any later version.
10
11 This program is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the Free Software
18 Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
19
20#define AVR_ISA_1200 0x0001 /* in the beginning there was ... */
21#define AVR_ISA_LPM 0x0002 /* device has LPM */
22#define AVR_ISA_LPMX 0x0004 /* device has LPM Rd,Z[+] */
23#define AVR_ISA_SRAM 0x0008 /* device has SRAM (LD, ST, PUSH, POP, ...) */
24#define AVR_ISA_MEGA 0x0020 /* device has >8K program memory (JMP and CALL
25 supported, no 8K wrap on RJMP and RCALL) */
26#define AVR_ISA_MUL 0x0040 /* device has new core (MUL, MOVW, ...) */
27#define AVR_ISA_ELPM 0x0080 /* device has >64K program memory (ELPM) */
28#define AVR_ISA_ELPMX 0x0100 /* device has ELPM Rd,Z[+] */
29#define AVR_ISA_SPM 0x0200 /* device can program itself */
30#define AVR_ISA_BRK 0x0400 /* device has BREAK (on-chip debug) */
31#define AVR_ISA_EIND 0x0800 /* device has >128K program memory (none yet) */
32
33#define AVR_ISA_TINY1 (AVR_ISA_1200 | AVR_ISA_LPM)
34#define AVR_ISA_2xxx (AVR_ISA_TINY1 | AVR_ISA_SRAM)
35#define AVR_ISA_M8 (AVR_ISA_2xxx | AVR_ISA_MUL | AVR_ISA_LPMX | AVR_ISA_SPM)
36#define AVR_ISA_M603 (AVR_ISA_2xxx | AVR_ISA_MEGA)
37#define AVR_ISA_M103 (AVR_ISA_M603 | AVR_ISA_ELPM)
38#define AVR_ISA_M161 (AVR_ISA_M603 | AVR_ISA_MUL | AVR_ISA_LPMX | AVR_ISA_SPM)
39#define AVR_ISA_94K (AVR_ISA_M603 | AVR_ISA_MUL | AVR_ISA_LPMX)
40#define AVR_ISA_M323 (AVR_ISA_M161 | AVR_ISA_BRK)
41#define AVR_ISA_M128 (AVR_ISA_M323 | AVR_ISA_ELPM | AVR_ISA_ELPMX)
42
43#define AVR_ISA_ALL 0xFFFF
44
45#define REGISTER_P(x) ((x) == 'r' \
46 || (x) == 'd' \
47 || (x) == 'w' \
48 || (x) == 'a' \
49 || (x) == 'v')
50
51/* Undefined combination of operands - does the register
52 operand overlap with pre-decremented or post-incremented
53 pointer register (like ld r31,Z+)? */
54#define AVR_UNDEF_P(x) (((x) & 0xFFED) == 0x91E5 || \
55 ((x) & 0xFDEF) == 0x91AD || ((x) & 0xFDEF) == 0x91AE || \
56 ((x) & 0xFDEF) == 0x91C9 || ((x) & 0xFDEF) == 0x91CA || \
57 ((x) & 0xFDEF) == 0x91E1 || ((x) & 0xFDEF) == 0x91E2)
58
59/* Is this a skip instruction {cpse,sbic,sbis,sbrc,sbrs}? */
60#define AVR_SKIP_P(x) (((x) & 0xFC00) == 0x1000 || \
61 ((x) & 0xFD00) == 0x9900 || ((x) & 0xFC08) == 0xFC00)
62
63/* Is this `ldd r,b+0' or `std b+0,r' (b={Y,Z}, disassembled as
64 `ld r,b' or `st b,r' respectively - next opcode entry)? */
65#define AVR_DISP0_P(x) (((x) & 0xFC07) == 0x8000)
66
67/* constraint letters
68 r - any register
69 d - `ldi' register (r16-r31)
70 v - `movw' even register (r0, r2, ..., r28, r30)
71 a - `fmul' register (r16-r23)
72 w - `adiw' register (r24,r26,r28,r30)
73 e - pointer registers (X,Y,Z)
74 b - base pointer register and displacement ([YZ]+disp)
75 z - Z pointer register (for [e]lpm Rd,Z[+])
76 M - immediate value from 0 to 255
77 n - immediate value from 0 to 255 ( n = ~M ). Relocation impossible
78 s - immediate value from 0 to 7
79 P - Port address value from 0 to 63. (in, out)
80 p - Port address value from 0 to 31. (cbi, sbi, sbic, sbis)
81 K - immediate value from 0 to 63 (used in `adiw', `sbiw')
82 i - immediate value
83 l - signed pc relative offset from -64 to 63
84 L - signed pc relative offset from -2048 to 2047
85 h - absolute code address (call, jmp)
86 S - immediate value from 0 to 7 (S = s << 4)
87 ? - use this opcode entry if no parameters, else use next opcode entry
88
89 Order is important - some binary opcodes have more than one name,
90 the disassembler will only see the first match.
91
92 Remaining undefined opcodes (1699 total - some of them might work
93 as normal instructions if not all of the bits are decoded):
94
95 0x0001...0x00ff (255) (known to be decoded as `nop' by the old core)
96 "100100xxxxxxx011" (128) 0x9[0-3][0-9a-f][3b]
97 "100100xxxxxx1000" (64) 0x9[0-3][0-9a-f]8
98 "1001001xxxxx01xx" (128) 0x9[23][0-9a-f][4-7]
99 "1001010xxxxx0100" (32) 0x9[45][0-9a-f]4
100 "1001010x001x1001" (4) 0x9[45][23]9
101 "1001010x01xx1001" (8) 0x9[45][4-7]9
102 "1001010x1xxx1001" (16) 0x9[45][8-9a-f]9
103 "1001010xxxxx1011" (32) 0x9[45][0-9a-f]b
104 "10010101001x1000" (2) 0x95[23]8
105 "1001010101xx1000" (4) 0x95[4-7]8
106 "1001010110111000" (1) 0x95b8
107 "1001010111111000" (1) 0x95f8 (`espm' removed in databook update)
108 "11111xxxxxxx1xxx" (1024) 0xf[8-9a-f][0-9a-f][8-9a-f]
109 */
110
111AVR_INSN (clc, "", "1001010010001000", 1, AVR_ISA_1200, 0x9488)
112AVR_INSN (clh, "", "1001010011011000", 1, AVR_ISA_1200, 0x94d8)
113AVR_INSN (cli, "", "1001010011111000", 1, AVR_ISA_1200, 0x94f8)
114AVR_INSN (cln, "", "1001010010101000", 1, AVR_ISA_1200, 0x94a8)
115AVR_INSN (cls, "", "1001010011001000", 1, AVR_ISA_1200, 0x94c8)
116AVR_INSN (clt, "", "1001010011101000", 1, AVR_ISA_1200, 0x94e8)
117AVR_INSN (clv, "", "1001010010111000", 1, AVR_ISA_1200, 0x94b8)
118AVR_INSN (clz, "", "1001010010011000", 1, AVR_ISA_1200, 0x9498)
119
120AVR_INSN (sec, "", "1001010000001000", 1, AVR_ISA_1200, 0x9408)
121AVR_INSN (seh, "", "1001010001011000", 1, AVR_ISA_1200, 0x9458)
122AVR_INSN (sei, "", "1001010001111000", 1, AVR_ISA_1200, 0x9478)
123AVR_INSN (sen, "", "1001010000101000", 1, AVR_ISA_1200, 0x9428)
124AVR_INSN (ses, "", "1001010001001000", 1, AVR_ISA_1200, 0x9448)
125AVR_INSN (set, "", "1001010001101000", 1, AVR_ISA_1200, 0x9468)
126AVR_INSN (sev, "", "1001010000111000", 1, AVR_ISA_1200, 0x9438)
127AVR_INSN (sez, "", "1001010000011000", 1, AVR_ISA_1200, 0x9418)
128
129 /* Same as {cl,se}[chinstvz] above. */
130AVR_INSN (bclr, "S", "100101001SSS1000", 1, AVR_ISA_1200, 0x9488)
131AVR_INSN (bset, "S", "100101000SSS1000", 1, AVR_ISA_1200, 0x9408)
132
133AVR_INSN (icall,"", "1001010100001001", 1, AVR_ISA_2xxx, 0x9509)
134AVR_INSN (ijmp, "", "1001010000001001", 1, AVR_ISA_2xxx, 0x9409)
135
136AVR_INSN (lpm, "?", "1001010111001000", 1, AVR_ISA_TINY1,0x95c8)
137AVR_INSN (lpm, "r,z", "1001000ddddd010+", 1, AVR_ISA_LPMX, 0x9004)
138AVR_INSN (elpm, "?", "1001010111011000", 1, AVR_ISA_ELPM, 0x95d8)
139AVR_INSN (elpm, "r,z", "1001000ddddd011+", 1, AVR_ISA_ELPMX,0x9006)
140
141AVR_INSN (nop, "", "0000000000000000", 1, AVR_ISA_1200, 0x0000)
142AVR_INSN (ret, "", "1001010100001000", 1, AVR_ISA_1200, 0x9508)
143AVR_INSN (reti, "", "1001010100011000", 1, AVR_ISA_1200, 0x9518)
144AVR_INSN (sleep,"", "1001010110001000", 1, AVR_ISA_1200, 0x9588)
145AVR_INSN (break,"", "1001010110011000", 1, AVR_ISA_BRK, 0x9598)
146AVR_INSN (wdr, "", "1001010110101000", 1, AVR_ISA_1200, 0x95a8)
147AVR_INSN (spm, "", "1001010111101000", 1, AVR_ISA_SPM, 0x95e8)
148
149AVR_INSN (adc, "r,r", "000111rdddddrrrr", 1, AVR_ISA_1200, 0x1c00)
150AVR_INSN (add, "r,r", "000011rdddddrrrr", 1, AVR_ISA_1200, 0x0c00)
151AVR_INSN (and, "r,r", "001000rdddddrrrr", 1, AVR_ISA_1200, 0x2000)
152AVR_INSN (cp, "r,r", "000101rdddddrrrr", 1, AVR_ISA_1200, 0x1400)
153AVR_INSN (cpc, "r,r", "000001rdddddrrrr", 1, AVR_ISA_1200, 0x0400)
154AVR_INSN (cpse, "r,r", "000100rdddddrrrr", 1, AVR_ISA_1200, 0x1000)
155AVR_INSN (eor, "r,r", "001001rdddddrrrr", 1, AVR_ISA_1200, 0x2400)
156AVR_INSN (mov, "r,r", "001011rdddddrrrr", 1, AVR_ISA_1200, 0x2c00)
157AVR_INSN (mul, "r,r", "100111rdddddrrrr", 1, AVR_ISA_MUL, 0x9c00)
158AVR_INSN (or, "r,r", "001010rdddddrrrr", 1, AVR_ISA_1200, 0x2800)
159AVR_INSN (sbc, "r,r", "000010rdddddrrrr", 1, AVR_ISA_1200, 0x0800)
160AVR_INSN (sub, "r,r", "000110rdddddrrrr", 1, AVR_ISA_1200, 0x1800)
161
162 /* Shorthand for {eor,add,adc,and} r,r above. */
163AVR_INSN (clr, "r=r", "001001rdddddrrrr", 1, AVR_ISA_1200, 0x2400)
164AVR_INSN (lsl, "r=r", "000011rdddddrrrr", 1, AVR_ISA_1200, 0x0c00)
165AVR_INSN (rol, "r=r", "000111rdddddrrrr", 1, AVR_ISA_1200, 0x1c00)
166AVR_INSN (tst, "r=r", "001000rdddddrrrr", 1, AVR_ISA_1200, 0x2000)
167
168AVR_INSN (andi, "d,M", "0111KKKKddddKKKK", 1, AVR_ISA_1200, 0x7000)
169 /*XXX special case*/
170AVR_INSN (cbr, "d,n", "0111KKKKddddKKKK", 1, AVR_ISA_1200, 0x7000)
171
172AVR_INSN (ldi, "d,M", "1110KKKKddddKKKK", 1, AVR_ISA_1200, 0xe000)
173AVR_INSN (ser, "d", "11101111dddd1111", 1, AVR_ISA_1200, 0xef0f)
174
175AVR_INSN (ori, "d,M", "0110KKKKddddKKKK", 1, AVR_ISA_1200, 0x6000)
176AVR_INSN (sbr, "d,M", "0110KKKKddddKKKK", 1, AVR_ISA_1200, 0x6000)
177
178AVR_INSN (cpi, "d,M", "0011KKKKddddKKKK", 1, AVR_ISA_1200, 0x3000)
179AVR_INSN (sbci, "d,M", "0100KKKKddddKKKK", 1, AVR_ISA_1200, 0x4000)
180AVR_INSN (subi, "d,M", "0101KKKKddddKKKK", 1, AVR_ISA_1200, 0x5000)
181
182AVR_INSN (sbrc, "r,s", "1111110rrrrr0sss", 1, AVR_ISA_1200, 0xfc00)
183AVR_INSN (sbrs, "r,s", "1111111rrrrr0sss", 1, AVR_ISA_1200, 0xfe00)
184AVR_INSN (bld, "r,s", "1111100ddddd0sss", 1, AVR_ISA_1200, 0xf800)
185AVR_INSN (bst, "r,s", "1111101ddddd0sss", 1, AVR_ISA_1200, 0xfa00)
186
187AVR_INSN (in, "r,P", "10110PPdddddPPPP", 1, AVR_ISA_1200, 0xb000)
188AVR_INSN (out, "P,r", "10111PPrrrrrPPPP", 1, AVR_ISA_1200, 0xb800)
189
190AVR_INSN (adiw, "w,K", "10010110KKddKKKK", 1, AVR_ISA_2xxx, 0x9600)
191AVR_INSN (sbiw, "w,K", "10010111KKddKKKK", 1, AVR_ISA_2xxx, 0x9700)
192
193AVR_INSN (cbi, "p,s", "10011000pppppsss", 1, AVR_ISA_1200, 0x9800)
194AVR_INSN (sbi, "p,s", "10011010pppppsss", 1, AVR_ISA_1200, 0x9a00)
195AVR_INSN (sbic, "p,s", "10011001pppppsss", 1, AVR_ISA_1200, 0x9900)
196AVR_INSN (sbis, "p,s", "10011011pppppsss", 1, AVR_ISA_1200, 0x9b00)
197
198AVR_INSN (brcc, "l", "111101lllllll000", 1, AVR_ISA_1200, 0xf400)
199AVR_INSN (brcs, "l", "111100lllllll000", 1, AVR_ISA_1200, 0xf000)
200AVR_INSN (breq, "l", "111100lllllll001", 1, AVR_ISA_1200, 0xf001)
201AVR_INSN (brge, "l", "111101lllllll100", 1, AVR_ISA_1200, 0xf404)
202AVR_INSN (brhc, "l", "111101lllllll101", 1, AVR_ISA_1200, 0xf405)
203AVR_INSN (brhs, "l", "111100lllllll101", 1, AVR_ISA_1200, 0xf005)
204AVR_INSN (brid, "l", "111101lllllll111", 1, AVR_ISA_1200, 0xf407)
205AVR_INSN (brie, "l", "111100lllllll111", 1, AVR_ISA_1200, 0xf007)
206AVR_INSN (brlo, "l", "111100lllllll000", 1, AVR_ISA_1200, 0xf000)
207AVR_INSN (brlt, "l", "111100lllllll100", 1, AVR_ISA_1200, 0xf004)
208AVR_INSN (brmi, "l", "111100lllllll010", 1, AVR_ISA_1200, 0xf002)
209AVR_INSN (brne, "l", "111101lllllll001", 1, AVR_ISA_1200, 0xf401)
210AVR_INSN (brpl, "l", "111101lllllll010", 1, AVR_ISA_1200, 0xf402)
211AVR_INSN (brsh, "l", "111101lllllll000", 1, AVR_ISA_1200, 0xf400)
212AVR_INSN (brtc, "l", "111101lllllll110", 1, AVR_ISA_1200, 0xf406)
213AVR_INSN (brts, "l", "111100lllllll110", 1, AVR_ISA_1200, 0xf006)
214AVR_INSN (brvc, "l", "111101lllllll011", 1, AVR_ISA_1200, 0xf403)
215AVR_INSN (brvs, "l", "111100lllllll011", 1, AVR_ISA_1200, 0xf003)
216
217 /* Same as br?? above. */
218AVR_INSN (brbc, "s,l", "111101lllllllsss", 1, AVR_ISA_1200, 0xf400)
219AVR_INSN (brbs, "s,l", "111100lllllllsss", 1, AVR_ISA_1200, 0xf000)
220
221AVR_INSN (rcall, "L", "1101LLLLLLLLLLLL", 1, AVR_ISA_1200, 0xd000)
222AVR_INSN (rjmp, "L", "1100LLLLLLLLLLLL", 1, AVR_ISA_1200, 0xc000)
223
224AVR_INSN (call, "h", "1001010hhhhh111h", 2, AVR_ISA_MEGA, 0x940e)
225AVR_INSN (jmp, "h", "1001010hhhhh110h", 2, AVR_ISA_MEGA, 0x940c)
226
227AVR_INSN (asr, "r", "1001010rrrrr0101", 1, AVR_ISA_1200, 0x9405)
228AVR_INSN (com, "r", "1001010rrrrr0000", 1, AVR_ISA_1200, 0x9400)
229AVR_INSN (dec, "r", "1001010rrrrr1010", 1, AVR_ISA_1200, 0x940a)
230AVR_INSN (inc, "r", "1001010rrrrr0011", 1, AVR_ISA_1200, 0x9403)
231AVR_INSN (lsr, "r", "1001010rrrrr0110", 1, AVR_ISA_1200, 0x9406)
232AVR_INSN (neg, "r", "1001010rrrrr0001", 1, AVR_ISA_1200, 0x9401)
233AVR_INSN (pop, "r", "1001000rrrrr1111", 1, AVR_ISA_2xxx, 0x900f)
234AVR_INSN (push, "r", "1001001rrrrr1111", 1, AVR_ISA_2xxx, 0x920f)
235AVR_INSN (ror, "r", "1001010rrrrr0111", 1, AVR_ISA_1200, 0x9407)
236AVR_INSN (swap, "r", "1001010rrrrr0010", 1, AVR_ISA_1200, 0x9402)
237
238 /* Known to be decoded as `nop' by the old core. */
239AVR_INSN (movw, "v,v", "00000001ddddrrrr", 1, AVR_ISA_MUL, 0x0100)
240AVR_INSN (muls, "d,d", "00000010ddddrrrr", 1, AVR_ISA_MUL, 0x0200)
241AVR_INSN (mulsu,"a,a", "000000110ddd0rrr", 1, AVR_ISA_MUL, 0x0300)
242AVR_INSN (fmul, "a,a", "000000110ddd1rrr", 1, AVR_ISA_MUL, 0x0308)
243AVR_INSN (fmuls,"a,a", "000000111ddd0rrr", 1, AVR_ISA_MUL, 0x0380)
244AVR_INSN (fmulsu,"a,a","000000111ddd1rrr", 1, AVR_ISA_MUL, 0x0388)
245
246AVR_INSN (sts, "i,r", "1001001ddddd0000", 2, AVR_ISA_2xxx, 0x9200)
247AVR_INSN (lds, "r,i", "1001000ddddd0000", 2, AVR_ISA_2xxx, 0x9000)
248
249 /* Special case for b+0, `e' must be next entry after `b',
250 b={Y=1,Z=0}, ee={X=11,Y=10,Z=00}, !=1 if -e or e+ or X. */
251AVR_INSN (ldd, "r,b", "10o0oo0dddddbooo", 1, AVR_ISA_2xxx, 0x8000)
252AVR_INSN (ld, "r,e", "100!000dddddee-+", 1, AVR_ISA_1200, 0x8000)
253AVR_INSN (std, "b,r", "10o0oo1rrrrrbooo", 1, AVR_ISA_2xxx, 0x8200)
254AVR_INSN (st, "e,r", "100!001rrrrree-+", 1, AVR_ISA_1200, 0x8200)
255
256 /* These are for devices that don't exist yet
257 (>128K program memory, PC = EIND:Z). */
258AVR_INSN (eicall, "", "1001010100011001", 1, AVR_ISA_EIND, 0x9519)
259AVR_INSN (eijmp, "", "1001010000011001", 1, AVR_ISA_EIND, 0x9419)
260
Note: See TracBrowser for help on using the repository browser.