Investigation on the Effect of Gate Overlap/Underlap on the 1T DRAM Cell | IEEE Conference Publication | IEEE Xplore