FPGA-Optimised Uniform Random Number Generators Using LUTs and Shift Registers | IEEE Conference Publication | IEEE Xplore