High-Level Synthesis of FPGA Circuits with Multiple Clock Domains | IEEE Conference Publication | IEEE Xplore