Design of clock generating fully integrated PLL using low frequency reference signal

Design of clock generating fully integrated PLL using low frequency reference signal | IEEE Conference Publication | IEEE Xplore