Abstract
In this paper, an analytical delay model of Source-Coupled Logic (SCL) gates is proposed. In particular, the multiplexer, the XOR and the D-latch gates are considered. The method starts from a linearization of SCL gates, and analysis of the equivalent circuit obtained is simplified by introducing the dominant-pole approximation. The delay expression obtained is quite simple and each term has an evident circuit meaning, hence it is useful to design. The model was validated by extensive comparison with Spectre simulations by using a 0.35-μm CMOS technology. Results show that the predicted delay values agree well with simulated results.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
H. Leopold, G. Winkler, P. O’Leary, K. Ilzer, J. Jernej, “A monolithic CMOS 20-b analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 26, pp. 910–916, July 1991.
I. Fujimori et al., “A 5-V single chip delta-sigma audio A/D converter with 111 dB dynamic range,” IEEE J. Of Solid State Circuits, vol. 32, pp. 329–336, Mar. 1997.
S. Jantzi, K. Martin, A. Sedra, “Quadrature bandpass σΔ modulator for digital radio,” IEEE J. Of Solid State Circuits, vol. 32, pp. 1935–1949, 1997.
S. Kiaei, S. Chee, D. Allstot, “CMOS source-coupled logic for mixed-mode VLSI,” Proc. Int. Symp. Circuits Systems, pp. 1608–1611, 1990.
A. Tanabe, M. Umetani, I. Fujiwara, T. Ogura, K. Kataoka, M. Okiara, H. Sakuraba, T. Endoh, F. Masuoka, “0.18-μm CMOS 10-Gb/s Multiplexer/Demultiplexer ICs Using Current Mode Logic with Tolerance to Threshold Voltage Fluctuation,” IEEE J. of Solid-State Circuits, vol. 36, no. 6, June 2001.
M. Alioto-G. Palumbo-S. Pennisi, “Predicting Propagation Delay in SCL Gates”, ECCTD’01, Espoo (Finland), pp. III/209–212, August 2001.
Y. Cheng, C. Hu, MOSFET modeling & BSIM3 user’s guide, Kluwer Academic Publishers, Boston, 1999.
J. Rabaey, Digital Integrated Circuits (A Design Perspective), Prentice Hall, 1996.
B. Cochrun, A. Grabel, “A Method for the Determination of the Transfer Function of Electronic Circuits”, IEEE Trans. on Circuit Theory, vol. CT–20, no. 1, pp. 16–20, Jan. 1973.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Alioto, M., Palumbo, G. (2002). Modeling Propagation Delay of MUX, XOR, and D-Latch Source-Coupled Logic Gates. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds) Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2002. Lecture Notes in Computer Science, vol 2451. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45716-X_43
Download citation
DOI: https://doi.org/10.1007/3-540-45716-X_43
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-44143-4
Online ISBN: 978-3-540-45716-9
eBook Packages: Springer Book Archive