Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
32-bit Superscalar RISC-V CPU
Verilog 301 59
RISC-V CPU Core (RV32IM)
Verilog 366 83
Various HDL (Verilog) IP Cores
Verilog 315 123
Basic RISC-V Test SoC
Verilog 27 13
720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
C 140 20
Instruction set simulator for RISC-V, MIPS and ARM-v6m
C++ 29 5
Seeing something unexpected? Take a look at the GitHub profile guide.