lattner Follow

lattner Follow

Chris Lattner lattner

Follow

6.1k followers · 0 following · 18

Bay Area, California, USA
http://nondot.org/sabre/

Highlights

Arctic Code Vault Contributor

Pinned

llvm/circt

Circuit IR Compilers and Tools

C++ 479 59
llvm/llvm-project

The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github pull requests at this moment. Please submit your patches at…

8k 3.2k
apple/swift

The Swift Programming Language

C++ 55.4k 8.9k
tensorflow/swift

Swift for TensorFlow

Jupyter Notebook 6k 595
SwiftCommunityPodcast/podcast

About For and By the Swift Community

509 23

1,017 contributions in the last year

Learn how we count contributions.

Less More

Contribution activity

March 2021

Created 33 commits in 1 repository

llvm/circt 33 commits

Reviewed 28 pull requests in 2 repositories

llvm/circt 27 pull requests

[FIRRTL] Type Lowering of subaccess op Mar 13
[FIRRTL LowerTypes] Lower bundle wire connects in lower-types Mar 13
out-of-block uses shouldn't always force temporaries Mar 12
[SV] Invert IfOp if thenBlock is empty Mar 12
[ExportVerilog] Add option to control alwaysff printing Mar 12
Canonicalize partial connects Mar 12
[ExportVerilog] Replace `.` in names with `_` Mar 12
[Handshake] Added temporary support for memory data with handshake-runner Mar 10
[Seq] Creating the new sequential dialect Mar 10
[Seq] Proposal for dialect and `reg` op Mar 10
[FIRRTL LowerTypes] Add FExtModule type lowering Mar 10
Alias not supported by verilator Mar 10
Can't depend on the op to elide parenthesis Mar 9
[SV] Add NonProceduralOp trait Mar 7
Constant to generate 'x and 'z Mar 6
Rename module name keywords Mar 6
[SV] Verify if/fatal/casez/finish are in procedural regions Mar 6
[SV] Verify fwrite/bpassign/passign are in a procedural region Mar 5
[FIRRTL] Simpler read port lowering Mar 5
[ExportVerilog] Fixed struct printing in interfaces Mar 5
[RTL/Comb] Move bitcast back to RTL dialect Mar 4
[FIRRTL] Remove use of FunctionLike helpers in LowerTypes. Mar 3
[LowerToRTL] Handle register reset values narrower than register Mar 2
[ExportVerilog] Fix GCC error when using OpTraits Mar 2
[SV] Remove if/ifdef/always/initial op if they are empty Mar 2
Some pull request reviews not shown.

apple/swift-evolution 1 pull request

SE-0302 revision 2 Mar 3

Created an issue in llvm/circt that received 2 comments

`comb.merge` verilog emission needs to be looked at

comb.merge emission always prints as a wire (see getVerilogDeclWord) but this won't work in a procedural region. We need to figure out how to emit …

2 comments

Opened 6 other issues in 1 repository

llvm/circt

3 open 3 closed