Skip to content
Avatar

Highlights

  • Arctic Code Vault Contributor

Pinned

  1. CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys

    Verilog 16 1

  2. Silicon die analysis of the Yamaha YM2151 FM Synthesis chip

    Lua 43 6

  3. AT to XT Keyboard Protocol Converter firmware + schematic

    AGS Script 17 5

  4. Network Backup program for mTCP (old DOS machines) and possible embedded targets.

    C++ 1

  5. Panasonic CD Driver for NetBSD (Test to write a device driver w/ IOCTL)

    C

  6. Open Programming Firmware for the TL866A Programmer.

    C 78 14

774 contributions in the last year

Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec Jan Mon Wed Fri

Contribution activity

January 2021

Created 11 commits in 2 repositories
Created 5 repositories

Created a pull request in enjoy-digital/litex that received 1 comment

Windows fixes for `litex_term`

Avoid importing modules which don't exist on Windows. Set ENABLE_VIRTUAL_TERMINAL_PROCESSING flag when litex_term starts. This tells console proce…

+56 −3 1 comment
Opened 3 other pull requests in 3 repositories
Reviewed 1 pull request in 1 repository
hathach/tinyusb 1 pull request

Created an issue in enjoy-digital/litex that received 3 comments

Serial core in separate clock domain should have its async FIFOs reset in system clock domain

Not sure the best way to proceed here is. Duplicating description of problem from IRC for convenience: (2:13:10 AM) cr1901_modern: florent: I figu…

3 comments
Opened 1 other issue in 1 repository

Seeing something unexpected? Take a look at the GitHub profile guide.