Pinned
774 contributions in the last year
Contribution activity
January 2021
Created 11 commits in 2 repositories
Created 5 repositories
- cr1901/si5351 Rust
- cr1901/siset Rust
- cr1901/serial-monitor Rust
- cr1901/valentyusb Python
- cr1901/llvm-project C++
Created a pull request in enjoy-digital/litex that received 1 comment
Windows fixes for `litex_term`
Avoid importing modules which don't exist on Windows.
Set ENABLE_VIRTUAL_TERMINAL_PROCESSING flag when litex_term starts. This tells console proce…
+56
−3
•
1
comment
Opened 3 other pull requests in 3 repositories
ilya-epifanov/si5351
1
open
dhylands/serial-monitor
1
open
litex-hub/valentyusb
1
merged
Reviewed 1 pull request in 1 repository
hathach/tinyusb 1 pull request
Created an issue in enjoy-digital/litex that received 3 comments
Serial core in separate clock domain should have its async FIFOs reset in system clock domain
Not sure the best way to proceed here is. Duplicating description of problem from IRC for convenience: (2:13:10 AM) cr1901_modern: florent: I figu…
3
comments