Article

Free access

A Co-Design Methodology Based on Formal Specification and High-level Estimation

Authors:

C. Delgado-Kloos,

N. MartinezAuthors Info & Claims

CODES '96: Proceedings of the 4th International Workshop on Hardware/Software Co-Design

Page 28

Published: 18 March 1996 Publication History

Abstract

This paper presents a methodology for hardware-software co-design. It is based on the formal description technique LOTOS in the specification phase, and on estimation methods at different levels of abstraction in the partitioning phase. The LOTOS specification describes the system as a set of interacting communicating processes. Our HW-SW partitioning algorithm is guided by communications, performance and area estimates and by the suitability of each process for implementation in hardware or software. A partition is evaluated against the design goals and constraints, first using high-level estimates and then, if requirements are met, computing estimates at lower levels of abstraction. If the partition fails, the partitioning model is updated with the new low-level estimates and a new partition is generated. If it succeeds, the resulting hardware and software specifications are synthesized using existing high-level synthesis tools and compilers.

References

[1]

{1} T. Bolognesi and E. Brinksma. Introduction to the ISO Specification Language LOTOS. In Computer Networks and ISDN Systems 14, pages 25-59, 1987.

Digital Library

[2]

{2} C. Delgado Kloos, A. Marín, T. de Miguel, and T. Robles. From LOTOS to VHDL. In Current Issues in Electronic Modeling, 3. Kluwer Academic Publishers, September 1995.

[3]

{3} R. Ernst, J. Henkel, and T. Benner. Hardware-Software Cosynthesis for Microcontrollers. IEEE Design and Test of Computers, pages 64-75, Dec 1993.

Digital Library

[4]

{4} D. D. Gajski, F. Vahid, and S. Narayan. A System-Design Methodology: Executable-Specification Refinement. In Proceedings of European Design and Test Conference, pages 458-463. IEEE, Mar 1994.

[5]

{5} R. K. Gupta and G. De Micheli. HW-SW Cosynthesis for Digital Systems. IEEE Design and Test of Computers, pages 29-41, 1993.

Digital Library

[6]

{6} C. A. R. Hoare. Communicating Sequential Processes . Prentice Hall Int, 1985.

Digital Library

[7]

{7} R. Jain, A. C. Parker, and N. Park. Predicting System-Level Area and Delay for Pipelined and Nonpipelined Designs. IEEE Trans. on Computer Aided Design, 11(8): 955-965, Aug 1992.

Digital Library

[8]

{8} S. C. Johnson. Hierarchical Clustering Schemes. Psychometrica, pages 241-254, September 1967.

[9]

{9} A. Kalavade and E. A. Lee. Manifestations of Heterogeneity in Hardware/Software Codesign. In Proceedings 31st DAC, pages 437-438, 1994.

Digital Library

[10]

{10} J. A. Mañas and T. de Miguel. From LOTOS to C. In K. J. Turner, editor, Formal Description Techniques, I, pages 79-84, Stirling, Scotland, UK, 1989. IFIP, North-Holland.

Digital Library

[11]

{11} M. C. McFarland and T. J. Kowalski. Incorporating Bottom-Up Design into Hardware Synthesis. IEEE Trans. on Computer Aided Design, 9(9): 938-949, Sep 1990.

Digital Library

[12]

{12} C. Miguel, A. Fernández, J.M. Ortuño, and L. Vidaller A LOTOS based Performance Evaluation Tool. Special Issue of "Computer Networks and ISDN Systems" on: TOOLS FOR FDTs, 25(7): 791-813, February 1993.

Digital Library

[13]

{13} R. Milner. A Calculus of Communicating Systems. Lecture Notes in Computer Science 92. Springer-Verlag, New York, NY (USA), 1980.

Digital Library

[14]

{14} S. Narayan and D. D. Gajski. Area and Performance Estimations from System Level Specifications. Technical Report 92-16, Dept. of Information and Computer Science, University of California, Irvine, Dec 1992.

[15]

{15} S. Narayan and D. D. Gajski. System Clock Estimation based on Clock Slack Minimization. In Proceedings European Design Automation Conference, pages 66-71, 1992.

Digital Library

[16]

{16} J. Quemada, S. Pavón, and A. Fernández. State Exploration by Transformation with LOLA. In Workshop on Automatic Verification Methods for Finite State Systems, Grenoble, June 1989.

Digital Library

[17]

{17} L. Sánchez Fernández, N. Martínez Madrid, and C. Delgado Kloos. Integrating Non-functional Aspects into LOTOS. In Current Issues in Electronic Modeling, 4. Kluwer Academic Publishers, 1996.

[18]

{18} F. Vahid, S. Narayan, and D. Gajski. Speccharts: A vhdl front-end for embedded systems. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 14(6): 694-706, June 1995.

Digital Library

Cited By

Pomante LDi felice P(2007)Ad-hoc HW/SW architectures for DBMSsProceedings of the 6th Conference on 6th WSEAS Int. Conf. on Artificial Intelligence, Knowledge Engineering and Data Bases - Volume 610.5555/1348485.1348512(153-158)Online publication date: 1-Feb-2007
https://dl.acm.org/doi/10.5555/1348485.1348512
Fernández LKoch GMadrid NVallejo MKloos CRosenstiel W(2001)Hardware-software prototyping from LOTOSReadings in hardware/software co-design10.5555/567003.567057(590-605)Online publication date: 1-Jun-2001
https://dl.acm.org/doi/10.5555/567003.567057
Daveau JMarchioro GValderrama CJerraya A(2001)VHDL generation from SDL specificationsReadings in hardware/software co-design10.5555/567003.567013(125-134)Online publication date: 1-Jun-2001
https://dl.acm.org/doi/10.5555/567003.567013
Show More Cited By

Recommendations

A Decomposition of a Formal Specification: An Improved Constraint-Oriented Method

In this paper, the authors propose a decomposition method for a formal specification that divides the specification into two subspecifications composed by a parallel operator. To make these specification behaviors equivalent before and after ...
Synthesis of AMBA AHB from formal specification: a case study

The standard hardware design flow involves: (a) design of an integrated circuit using a hardware description language, (b) extensive functional and formal verification, and (c) logical synthesis. However, the above-mentioned processes consume ...
Formal Specification and Design Time Testing

It is shown how design time testing can be used in conjunction with formal specification. Emphasis is placed on the benefits of using an executable specification language OBJ, of having a design controlled by requirements specification, and of adherence ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CODES '96: Proceedings of the 4th International Workshop on Hardware/Software Co-Design

March 1996

132 pages

ISBN:0818672439

Copyright © Copyright (c) 1996 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.

Sponsors

Publisher

IEEE Computer Society

United States

Publication History

Published: 18 March 1996

Check for updates

Author Tags

Qualifiers

Article

Conference

4CODES96

Sponsor:

4CODES96: Fourth International Workshop on Hardware/Software Co-Design

March 18 - 20, 1996

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Upcoming Conference

ESWEEK '24

Sponsor:
sigbed
sigbed
sigbed

Twentieth Embedded Systems Week

September 29 - October 4, 2024

Raleigh , NC , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
281
Total Downloads

Downloads (Last 12 months)25
Downloads (Last 6 weeks)14

Reflects downloads up to 15 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Pomante LDi felice P(2007)Ad-hoc HW/SW architectures for DBMSsProceedings of the 6th Conference on 6th WSEAS Int. Conf. on Artificial Intelligence, Knowledge Engineering and Data Bases - Volume 610.5555/1348485.1348512(153-158)Online publication date: 1-Feb-2007
https://dl.acm.org/doi/10.5555/1348485.1348512
Fernández LKoch GMadrid NVallejo MKloos CRosenstiel W(2001)Hardware-software prototyping from LOTOSReadings in hardware/software co-design10.5555/567003.567057(590-605)Online publication date: 1-Jun-2001
https://dl.acm.org/doi/10.5555/567003.567057
Daveau JMarchioro GValderrama CJerraya A(2001)VHDL generation from SDL specificationsReadings in hardware/software co-design10.5555/567003.567013(125-134)Online publication date: 1-Jun-2001
https://dl.acm.org/doi/10.5555/567003.567013
Carreras CLópez JNieto-Taladriz O(1999)Bit-Width Selection for Data-Path ImplementationsProceedings of the 12th international symposium on System synthesis10.5555/857198.857952Online publication date: 1-Nov-1999
https://dl.acm.org/doi/10.5555/857198.857952
López-Vallejo MLópez JIglesias C(1999)Hardware-Software Partitioning at the Knowledge LevelApplied Intelligence10.1023/A:100832381923510:2-3(173-184)Online publication date: 1-Mar-1999
https://dl.acm.org/doi/10.1023/A%3A1008323819235
Barros Edos Santos M(1998)A Safe, Accurate Intravenous Infusion Control SystemIEEE Micro10.1109/40.73594018:5(12-21)Online publication date: 1-Sep-1998
https://dl.acm.org/doi/10.1109/40.735940
Benner TErnst R(1997)An Approach to Mixed Systems Co-SynthesisProceedings of the 5th International Workshop on Hardware/Software Co-Design10.5555/792768.793506Online publication date: 24-Mar-1997
https://dl.acm.org/doi/10.5555/792768.793506

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents