# The low-level mysteries of pipeline barriers

Frederic Garnier, Andrew Garrard <u>f.garnier@samsung.com</u> <u>a.garrard@samsung.com</u>





## Overview

- Introduction
- What are barriers?
- How are barriers exposed in Vulkan?
- Case study and examples





## Our partners





#### Who are we?

- Promote the use of Vulkan on Android
- Support game studios with issues on our devices, at a global scale
- Help game studios port their games to Vulkan
  - Performance, content tuning, DDK & platform support





## Andrew Garrard, Samsung Electronics Why do GPUs need barriers?





## GPUs are highly parallel

- "Computer graphics is embarrassingly parallel"
- "In parallel computing, an embarrassingly parallel workload or problem [...] is one where *little or no effort* is needed to separate the problem into a number of parallel tasks." - Wikipedia
  - Heh, heh, heh
- "All problems become scalar once you've thrown enough silicon at them"
  - - A. Garrard, 2018





## GPUs are highly parallel

- Rasterisation is quite parallel
- Shading is parallel
- Memory access is parallel
  - Multiple usage-dependent caches and buffers
- All GPUs are parallel
  - But some are more = than others George Orwe













## GPUs are hyperthreaded

- Graphics is dominated by memory access
  - Textures, frame buffers, vertex buffers
- Many threads let GPUs hide latency
  - ALUs are often quite deeply pipelined, but memory latency can be enormous
- Even more is in flight than the parallelism would suggest!





## GPUs are heavily pipelined

- The "graphics pipeline" is actually a series of (mostly) parallel stages
- The pipeline can get backed up by slow components, so buffering is important to keep things flowing
- The GPU can be working on multiple elements at once within a stage
- Triangles covering a fragment may not finish shading in-order





## Tiled GPUs are very heavily pipelined

- Tiled GPUs do all the rasterising for one tile independently of other tiles
- Fragments in one tile may get shaded before "earlier" primitives in another
- Rasterising may not be in the same frame as vertex shading
- Vertex shaders may be run repeatedly

SAMSUNG

• "How long did my shader take?" is a very complicated question





## Even the memory is parallel

- GPUs depend heavily on caches
  - Random access to "fast" DRAM is much slower than you'd think
  - 1995: 100MHz SDRAM random access latency: ~20ns
  - 2018: DDR4-4800 random access latency: ~8ns (2.5x in 23 years)
- Textures might be in a special cache

- The frame buffer on a tiler may be a "special" cache
- The caches don't necessarily snoop each other





## Memory doesn't look like reality

- Linear memory is really inefficient for texturing
  - Exact layout depends on cache size, ease of integration, and patents...
- "Layout" enables memory compression to save ba
  - Lossless compression for the frame buffer, MS, depth buffer
  - Layout is usage-specific

SAMSUNG

- The representation may not be consistent (e.g. NaNs)
- Don't confuse this with lossy texture compression (DXT, ETC, ASTC, PVRTC)
- Barriers specify layout transitions
- The CPU's view has to be non-proprietary
  - GPU vendors can't expose details, because then they wouldn't be able to change them
  - Still need a simple view for communication with the CPU



10 tiles



## Magic just happens

- If every parallel operation needed manual sequencing, game developers would go mad\*
  - o (\* more mad)
- The silicon designers get to go mad\* instead
  - > (\* *more* mad)
- GPUs maintain the illusion primitives are rasterised in order
  - $\circ$   $\;$  Typically blend units can sort out the mess
- ...so long as you're only writing to the frame buffer
- Computer graphics is cheating and hoping no-one notices
  - Corollary: do what you like, but don't get caught
  - - A. Garrard, 2018





## There's no such thing as magic

- Sometimes you do things the GPU can't magic away
  - Abstracting away parallelism is easier in special cases than in general
  - Older APIs try to apply workarounds heuristically, which can cause unnecessary overhead
- Reading the frame buffer during rendering is hard
  - Requires pixel ordering guarantees, has representation issues
- Writing outside the framebuffer in any kind of shader is not strictly ordered automagically
   Texture cach
  - E.g. intermediate outputs from vertex shaders
- Accessing the framebuffer other than the current pixel complicates tiling



#### GPGPU/Compute - more than pretty pictures

- Programmable GPUs used for more than just graphics since about 2001
- Custom compute shaders and APIs for many years
- More user control over read and write
- Much more requirement on the user to synchronise everything





#### Local dependencies

- Reads after framebuffer writes can have a *framebuffer local dependency*
- In a tiler, this dependency can stay within the processing of the tile
  - If you want to read anywhere in the framebuffer, you need the whole image to be rendered
  - $\circ$  If you just want to read your current pixel, you can work within the current tile
- Framebuffer local dependencies let you synchronise within the current tile processing rather than across the entire frame
- Local processing can avoid a lot of unnecessary memory traffic



## Subpass synchronisation - mostly magic

- Typical graphics usage pattern: writing one pixel to the frame buffer, then reading it back in a second subpass
  - Most common for deferred shading and programmable multisample resolves
  - Tilers can stay in tile memory for this
- Local dependencies get handled automatically
- Low synchronisation overhead
- Much less costly than a full framebuffer write to memory
  - FB writes appear much less costly on a desktop GPU
- This is why the subpass concept exists in Vulkan
- Only works for local access

SAMSUNG

• Bear this in mind if you're post-processing





## **Pipeline barriers**

- Block operations after this point until operations before this point complete
- Dependencies apply to graphics pipeline stages
  - Block only the pipeline stages you need (especially on a tiler!)
- Dependencies can be framebuffer local (but use subpasses!)
- Use between render passes (e.g. shadow map to main frame)
- Use to order compute operations



## Events: sync while keeping things busy

- A simple barrier divides time into before and after
  - Work may have to stop and wait, stalling the GPU
  - But we wanted parallelism how do we keep things going while we synchronise?
  - Doing a single barrier for multiple dependencies helps but still stalls
- Events let you have multiple dependencies active
  - Wait only for the work you cared about, independent work can continue
- Events have a user-visible representation
  - The host CPU can access them too
  - Be careful not to make the GPU time out when doing this



## Summary

- GPUs do lots of things at once
  - They get a lot slower if they can't do this!
- Only the most basic ordering happens automatically
- Anything more complicated, you need to provide explicit synchronisation
- Use:

- Subpass dependencies for local pixel framebuffer dependencies
- Pipeline barriers to synchronise everything else
- Events to keep the GPU busy while synchronising
- What's actually going on may well be more complicated than this
- That's the theory how do you program it?



## Frederic Garnier, Samsung Electronics How are barriers exposed in Vulkan?





#### Disclaimer

 Results and our experience are based on Galaxy S7 to S9 devices using Arm Mali and Qualcomm GPUs



AxE by Nexon



FF15 by Square Enix



L2R by Netmarble



Arena of Valor by Tencent



Blade II by Action Square



Protostar by Epic Games



- Need to track resources in Vulkan and synchronise accordingly
  - Is the resource in the right state?
  - Are we writing to / reading to the resource in the correct order?
  - Have we taken care of execution and memory dependencies?
- Even lower-level...
  - Have we ensured that data is visible and available to the relevant stages?





void vkCmdPipelineBarrier(

VkCommandBuffer	commandBuffer,
VkPipelineStageFlags	srcStageMask,
VkPipelineStageFlags	dstStageMask,
VkDependencyFlags	dependencyFlags,
uint32_t	memoryBarrierCount,
const VkMemoryBarrier*	pMemoryBarriers,
uint32_t	<pre>bufferMemoryBarrierCount,</pre>
<pre>const VkBufferMemoryBarrier*</pre>	pBufferMemoryBarriers,
uint32_t	<pre>imageMemoryBarrierCount,</pre>
const VkImageMemoryBarrier*	pImageMemoryBarriers);

typedef enum VkPipelineStageFlagBits {

VK\_PIPELINE\_STAGE\_TOP\_OF\_PIPE\_BIT = 0x00000001, VK PIPELINE STAGE DRAW INDIRECT BIT = 0x00000002, VK\_PIPELINE\_STAGE\_VERTEX\_INPUT\_BIT = 0x00000004, VK\_PIPELINE\_STAGE\_VERTEX\_SHADER\_BIT = 0x00000008, VK\_PIPELINE\_STAGE\_TESSELLATION\_CONTROL\_SHADER\_BIT = 0x00000010, VK\_PIPELINE\_STAGE\_TESSELLATION\_EVALUATION\_SHADER\_BIT = 0x00000020, VK\_PIPELINE\_STAGE\_GEOMETRY\_SHADER\_BIT = 0x00000040, VK PIPELINE STAGE FRAGMENT SHADER BIT = 0x00000080, VK\_PIPELINE\_STAGE\_EARLY\_FRAGMENT\_TESTS\_BIT = 0x00000100, VK PIPELINE STAGE LATE FRAGMENT TESTS BIT = 0x00000200, VK\_PIPELINE\_STAGE\_COLOR\_ATTACHMENT\_OUTPUT\_BIT = 0x00000400, VK\_PIPELINE\_STAGE\_COMPUTE\_SHADER\_BIT = 0x00000800, VK PIPELINE STAGE TRANSFER BIT = 0x00001000, VK\_PIPELINE\_STAGE\_BOTTOM\_OF\_PIPE\_BIT = 0x00002000, VK PIPELINE STAGE HOST BIT = 0x00004000, VK\_PIPELINE\_STAGE\_ALL\_GRAPHICS\_BIT = 0x00008000, VK\_PIPELINE\_STAGE\_ALL\_COMMANDS\_BIT = 0x00010000, } VkPipelineStageFlagBits;

## Vulikan.

void vkCmdPipelineBarrier(

VkCommandBuffer	commandBuffer,
VkPipelineStageFlags	srcStageMask,
VkPipelineStageFlags	dstStageMask,
VkDependencyFlags	dependencyFlags,
uint32_t	memoryBarrierCount,
const VkMemoryBarrier*	pMemoryBarriers,
uint32_t	bufferMemoryBarrierCount,
<pre>const VkBufferMemoryBarrier*</pre>	pBufferMemoryBarriers,
uint32_t	<pre>imageMemoryBarrierCount,</pre>
const VkImageMemoryBarrier*	pImageMemoryBarriers);

typedef enum VkDependencyFlagBits {
 VK\_DEPENDENCY\_BY\_REGION\_BIT = 0x00000001;
} VkDependencyFlagBits;



void vkCmdPipelineBarrier(

VkCommandBuffer	commandBuffer,
VkPipelineStageFlags	srcStageMask,
VkPipelineStageFlags	dstStageMask,
VkDependencyFlags	dependencyFlags,
uint32_t	memoryBarrierCount,
const VkMemoryBarrier*	pMemoryBarriers,
uint32_t	bufferMemoryBarrierCount,
<pre>const VkBufferMemoryBarrier*</pre>	pBufferMemoryBarriers,
uint32_t	imageMemoryBarrierCount,
<pre>const VkImageMemoryBarrier*</pre>	pImageMemoryBarriers);

typedef struct VkImageMemoryBarrier {

VkStructureType
const void*
VkAccessFlags
VkAccessFlags
VkImageLayout
VkImageLayout
uint32_t
uint32_t
VkImage
VkImageSubresourceRang
VkImageMemoryBarrier;

sType; pNext; srcAccessMask; dstAccessMask; oldLayout; newLayout; srcQueueFamilyIndex; dstQueueFamilyIndex; image; subresourceRange;



typedef struct VkImageMemoryBarrier {

VkStructureType	sType;
const void*	pNext;
VkAccessFlags	<pre>srcAccessMask;</pre>
VkAccessFlags	dstAccessMask;
VkImageLayout	oldLayout;
VkImageLayout	newLayout;
uint32_t	<pre>srcQueueFamilyIndex;</pre>
uint32_t	<pre>dstQueueFamilyIndex;</pre>
VkImage	image;
VkImageSubresourceRange	subresourceRange;

} VkImageMemoryBarrier;

typedef enum VkAccessFlagBits {

VK ACCESS INDIRECT COMMAND READ BIT = 0x00000001, VK ACCESS INDEX READ BIT = 0x00000002, VK ACCESS VERTEX ATTRIBUTE READ BIT = 0x00000004, VK ACCESS UNIFORM READ BIT = 0x00000008, VK ACCESS INPUT ATTACHMENT READ BIT = 0x00000010, VK ACCESS SHADER READ BIT = 0x00000020, VK\_ACCESS\_SHADER\_WRITE\_BIT = 0x00000040, VK\_ACCESS\_COLOR\_ATTACHMENT\_READ\_BIT = 0x00000080, VK\_ACCESS\_COLOR\_ATTACHMENT\_WRITE\_BIT = 0x00000100, VK\_ACCESS\_DEPTH\_STENCIL\_ATTACHMENT\_READ\_BIT = 0x00000200, VK\_ACCESS\_DEPTH\_STENCIL\_ATTACHMENT\_WRITE\_BIT = 0x00000400, VK\_ACCESS\_TRANSFER\_READ\_BIT = 0x00000800, VK\_ACCESS\_TRANSFER\_WRITE\_BIT = 0x00001000, VK ACCESS HOST READ BIT = 0x00002000, VK ACCESS HOST WRITE BIT = 0x00004000, VK ACCESS MEMORY READ BIT = 0x00008000, VK ACCESS MEMORY WRITE BIT = 0x00010000, } VkAccessFlagBits;



typedef struct VkImageMemoryBarrier {

VkStructureType	sType;
const void*	pNext;
VkAccessFlags	<pre>srcAccessMask;</pre>
VkAccessFlags	dstAccessMask;
VkImageLayout	oldLayout;
VkImageLayout	newLayout;
uint32_t	<pre>srcQueueFamilyIndex;</pre>
uint32_t	<pre>dstQueueFamilyIndex;</pre>
VkImage	image;
VkImageSubresourceRange	subresourceRange;

} VkImageMemoryBarrier;

typedef enum VkImageLayout {

VK\_IMAGE\_LAYOUT\_UNDEFINED = 0, VK\_IMAGE\_LAYOUT\_GENERAL = 1, VK\_IMAGE\_LAYOUT\_COLOR\_ATTACHMENT\_OPTIMAL = 2, VK\_IMAGE\_LAYOUT\_DEPTH\_STENCIL\_ATTACHMENT\_OPTIMAL = 3, VK\_IMAGE\_LAYOUT\_DEPTH\_STENCIL\_READ\_ONLY\_OPTIMAL = 4, VK\_IMAGE\_LAYOUT\_SHADER\_READ\_ONLY\_OPTIMAL = 5, VK\_IMAGE\_LAYOUT\_TRANSFER\_SRC\_OPTIMAL = 6, VK\_IMAGE\_LAYOUT\_TRANSFER\_DST\_OPTIMAL = 7, VK\_IMAGE\_LAYOUT\_TRANSFER\_DST\_OPTIMAL = 7, VK\_IMAGE\_LAYOUT\_PREINITIALIZED = 8, VK\_IMAGE\_LAYOUT\_DEPTH\_READ\_ONLY\_STENCIL\_ATTACHMENT\_OPTIMAL = 1000117000, VK\_IMAGE\_LAYOUT\_DEPTH\_ATTACHMENT\_STENCIL\_READ\_ONLY\_OPTIMAL = 1000117001, VK\_IMAGE\_LAYOUT\_PRESENT\_SRC\_KHR = 100001002,

} VkImageLayout;



- Images in Vulkan are created with a tiling arrangement
  - Linear tiling
  - Optimal aka swizzled tiling
- Images that are created with optimal tiling require an explicit copy op
  - Possible to avoid this copy if using linear tiling mode
  - Useful if the texture is streamed in every frame...
- But images with linear tiling have a lot of limitations
  - No support for mipmaps
  - Only a few formats may be supported...





- Will go through pipeline barriers using the following example
  - Copy data to an optimal image from a buffer or a linear image that contains data...
  - Synchronize correctly to prepare the implementation for the copy operation...
  - Synchronize correctly to prepare the implementation for sampling the copied image...





## Copying data to an image

```
vkCmdPipelineBarrier(
    commandBuffer,
    VK_PIPELINE_STAGE_TOP_OF_PIPE_BIT,
    VK_PIPELINE_STAGE_TRANSFER_BIT,
    0,
    0,
    0
    VK_NULL_HANDLE,
    0,
    VK_NULL_HANDLE,
    1,
    &imageBarrier1);
```

imageBarrier1 = {
 VK\_STRUCTURE\_TYPE\_IMAGE\_MEMORY\_BARRIER,
 VK\_NULL\_HANDLE,
 0,
 VK\_ACCESS\_TRANSFER\_WRITE\_BIT,
 VK\_IMAGE\_LAYOUT\_UNDEFINED,
 VK\_IMAGE\_LAYOUT\_TRANSFER\_DST\_OPTIMAL,
 VK\_QUEUE\_FAMILY\_IGNORED,
 imageHandle,
 subResourcesRange
};



## Sampling data from a copied-to image

```
vkCmdPipelineBarrier(
    commandBuffer,
    VK PIPELINE STAGE TRANSFER BIT,
    VK_PIPELINE_STAGE_FRAGMENT_SHADER_BIT,
    0,
    0
    VK_NULL_HANDLE,
    0,
    VK NULL HANDLE,
    1,
    &imageBarrier2);
```

imageBarrier2 = { VK\_STRUCTURE\_TYPE\_IMAGE\_MEMORY\_BARRIER, VK\_NULL\_HANDLE, VK\_ACCESS\_TRANSFER\_WRITE\_BIT, VK ACCESS SHADER READ BIT, VK IMAGE LAYOUT TRANSFER DST OPTIMAL, VK IMAGE LAYOUT SHADER READ ONLY OPTIMAL, VK QUEUE FAMILY IGNORED, VK QUEUE FAMILY IGNORED, imageHandle, subResourcesRange

};



## Batch your pipeline barriers!

- Inserting a pipeline barrier (sync-point) within the command buffer has a CPU cost associated to it
  - Need to batch barriers as much as possible and flush at the right time!









- Images also need to be transitioned to the correct layout before presentation
- Preferably to transition as part of the render pass if possible
  - Can specify an image layout to use per-subpass and a final layout
  - Final layout is what the image transitions to at the end of the render pass
- Why not use a subpass dependency for the previous case?
  - Due to render pass scope .. copy command can only be called outside of a render pass instance



typedef struct VkAttachmentReference {

uint32 t attachment;

VkImageLayout

} VkAttachmentReference;

typedef struct VkAttachmentDescription {

VkAttachmentDescriptionFlags	flags;
VkFormat	format;
VkSampleCountFlagBits	samples;
VkAttachmentLoadOp	loadOp;
VkAttachmentStoreOp	storeOp;
VkAttachmentLoadOp	<pre>stencilLoadOp;</pre>
VkAttachmentStoreOp	<pre>stencilStoreOp;</pre>
VkImageLayout	<pre>initialLayout;</pre>
VkImageLayout	<pre>finalLayout;</pre>
kAttachmentDescription.	

#### typedef struct VkSubpassDependency {

#### uint32 t

srcSubpass;

uint32 t

VkPipelineStageFlags

VkPipelineStageFlags

VkAccessFlags

VkAccessFlags

VkDependencyFlags

} VkSubpassDependency;

dstSubpass;

srcStageMask;

dstStageMask;

srcAccessMask;

dstAccessMask;

dependencyFlags;



- Very simple example based on rendering a triangle or quad and presenting it
- Transition at the beginning of a render pass instance may happen out of order
  - Need to make sure presentation engine is done reading from the image
  - Subpass dependencies allow us to express execution and memory dependencies we need
  - Implicit subpass dependencies exist but not suitable for this use case





- Transition the image when it can be rendered to..
  - I.e. when made available by semaphore & based on pWaitDstStageMask
- Not just limited to synchronising with presentation engine
  - Render passes can be used for off-screen rendering
  - Next one depends on previous one

SAMSUNG

• Stage masks and access flags need to be set accordingly



#### Subpass dependencies - Implicit pre-dependency

};

colorAttachmentReference = {

0, VK\_IMAGE\_LAYOUT\_COLOR\_ATTACHMENT\_OPTIMAL
};

attachmentDescription = {

0,

SAMSUNG

VK\_FORMAT\_R8G8B8\_UNORM,

VK\_SAMPLE\_COUNT\_1\_BIT,

VK\_ATTACHMENT\_LOAD\_OP\_DONT\_CARE,

VK\_ATTACHMENT\_STORE\_OP\_STORE,

VK\_ATTACHMENT\_LOAD\_OP\_DONT\_CARE,

VK\_ATTACHMENT\_STORE\_OP\_DONT\_CARE,

VK\_IMAGE\_LAYOUT\_UNDEFINED,

VK\_IMAGE\_LAYOUT\_PRESENT\_SRC\_KHR

subpassDependency = {
 VK\_SUBPASS\_EXTERNAL,
 firstSubpass,
 VK\_PIPELINE\_STAGE\_TOP\_OF\_PIPE\_BIT,
 VK\_PIPELINE\_STAGE\_ALL\_COMMANDS\_BIT,
 0,
 VK\_ACCESS\_INPUT\_ATTACHMENT\_READ\_BIT |
 VK\_ACCESS\_COLOR\_ATTACHMENT\_READ\_BIT |
 VK\_ACCESS\_COLOR\_ATTACHMENT\_WRITE\_BIT |
 VK\_ACCESS\_DEPTH\_STENCIL\_ATTACHMENT\_READ\_BIT |
 VK\_ACCESS\_DEPTH\_STENCIL\_ATTACHMENT\_WRITE\_BIT,
 0

**Vulikan**.

#### Subpass dependencies - Explicit dependency

colorAttachmentReference = {

0, VK\_IMAGE\_LAYOUT\_COLOR\_ATTACHMENT\_OPTIMAL

attachmentDescription = {

0,

};

VK FORMAT R8G8B8 UNORM,

VK\_SAMPLE\_COUNT\_1\_BIT,

VK\_ATTACHMENT\_LOAD\_OP\_DONT\_CARE,

VK\_ATTACHMENT\_STORE\_OP\_STORE,

VK\_ATTACHMENT\_LOAD\_OP\_DONT\_CARE,

VK\_ATTACHMENT\_STORE\_OP\_DONT\_CARE,

VK\_IMAGE\_LAYOUT\_UNDEFINED,

VK IMAGE LAYOUT PRESENT SRC KHR

};

#### SAMSUNG

subpassDependency = { VK SUBPASS EXTERNAL, 0, VK\_PIPELINE\_STAGE\_COLOR\_ATTACHMENT\_OUTPUT\_BIT, VK PIPELINE STAGE COLOR ATTACHMENT OUTPUT BIT, 0, VK\_ACCESS\_COLOR\_ATTACHMENT\_READ\_BIT VK\_ACCESS\_COLOR\_ATTACHMENT\_WRITE\_BIT, 0

};



- Need a final layout transition to prepare for presentation...
  - Images need to be in VK\_IMAGE\_LAYOUT\_PRESENT\_SRC\_KHR layout
- An implicit post-render pass dependency also exists
  - We don't need to explicitly define this
  - Defines that the transition happens after all work is done aka bottom of pipe
  - Semaphore guarantees execution dependency for us...



#### Subpass dependencies - Implicit post-dependency

};

colorAttachmentReference = {

0, VK\_IMAGE\_LAYOUT\_COLOR\_ATTACHMENT\_OPTIMAL
};

attachmentDescription = {

0,

VK\_FORMAT\_R8G8B8\_UNORM,

VK\_SAMPLE\_COUNT\_1\_BIT,

VK\_ATTACHMENT\_LOAD\_OP\_DONT\_CARE,

VK\_ATTACHMENT\_STORE\_OP\_STORE,

VK\_ATTACHMENT\_LOAD\_OP\_DONT\_CARE,

VK\_ATTACHMENT\_STORE\_OP\_DONT\_CARE,

VK\_IMAGE\_LAYOUT\_UNDEFINED,

VK\_IMAGE\_LAYOUT\_PRESENT\_SRC\_KHR

#### subpassDependency = { lastSubpass, VK SUBPASS EXTERNAL, VK PIPELINE STAGE ALL COMMANDS BIT, VK PIPELINE STAGE BOTTOM OF PIPE BIT, VK\_ACCESS\_INPUT\_ATTACHMENT\_READ\_BIT | VK\_ACCESS\_COLOR\_ATTACHMENT\_READ\_BIT | VK\_ACCESS\_COLOR\_ATTACHMENT\_WRITE\_BIT | VK\_ACCESS\_DEPTH\_STENCIL\_ATTACHMENT\_READ\_BIT | VK\_ACCESS\_DEPTH\_STENCIL\_ATTACHMENT\_WRITE\_BIT, 0, 0

Vulikan.

}

#### Subpass dependencies - Explicit dependency

colorAttachmentReference = {

0, VK\_IMAGE\_LAYOUT\_COLOR\_ATTACHMENT\_OPTIMAL

attachmentDescription = {

0,

};

VK\_FORMAT\_R8G8B8\_UNORM,

VK\_SAMPLE\_COUNT\_1\_BIT,

VK\_ATTACHMENT\_LOAD\_OP\_DONT\_CARE,

VK\_ATTACHMENT\_STORE\_OP\_STORE,

VK\_ATTACHMENT\_LOAD\_OP\_DONT\_CARE,

VK\_ATTACHMENT\_STORE\_OP\_DONT\_CARE,

VK\_IMAGE\_LAYOUT\_UNDEFINED,

VK\_IMAGE\_LAYOUT\_PRESENT\_SRC\_KHR

VK\_SUBPASS\_EXTERNAL, 0, VK\_PIPELINE\_STAGE\_COLOR\_ATTACHMENT\_OUTPUT\_BIT, VK\_PIPELINE\_BOTTOM\_OF\_PIPE\_BIT, VK\_ACCESS\_COLOR\_ATTACHMENT\_READ\_BIT | VK\_ACCESS\_COLOR\_ATTACHMENT\_WRITE\_BIT, 0, 0

subpassDependency = {

};



}

• Transitioning image to a readable state... but using wrong stages

- srcStageMask = FRAGMENT\_SHADER\_BIT
- dstStageMask = VERTEX\_SHADER\_BIT | VERTEX\_INPUT\_BIT





- Transitioning image to a readable state... but using wrong stages
  - srcStageMask = COLOR\_ATTACHMENT\_OUTPUT\_BIT
  - dstStageMask = FRAGMENT\_SHADER\_BIT







#### L2R GLES build - 20.1ms frame time



#### L2R Vulkan (incorrect barrier stages) - 24.5ms (+3.4)

		-		_	2.3709s [24.5ms]					
CPU Activity     User     System     S			1			d III		1		50.17% avg 010.21% avg
GPU Vertex-Tiling-Compute Activity S	100%								1	●17.56% avg.
GPU Vertex-Compute  Activity  S	100%									● 0.00% avg.
GPU Fragment Activity S	100%									@75.09% avg.

#### L2R Vulkan (incorrect barrier stages) - 12.4ms (-8.3)

	6			2.6496s [12.4ms]	
CPU Activity     User     System	s	100%	uli L		
GPU Vertex-Tiling-Compute Activity	s	100%			©3375% avg
GPU Vertex-Compute Activity	s	100%			0200% arg.
GPU Fragment Activity	s	100%		Π '	033355 ang
ANSU		F			





Unity VK - Using optimized barriers + batching (-2.9)











#### Original build - 36ms frame time



#### Optimized build - 25ms (-11) frame time







an

Frederic Garnier, Andrew Garrard Galaxy GameDev, Samsung Electronics

http://developer.samsung.com/game

# Thank you!

f.garnier@samsung.com a.garrard@samsung.com

gamedev@samsung.com

